A VHDL-based approach for power estimation of embedded systems

https://doi.org/10.1016/S1383-7621(97)80543-7Get rights and content

Abstract

Power dissipation has become one of the main constraints during the design of embedded systems and VLSI circuits in the recent years, due to continuous increase of the integration level and the operating frequency. The aim of this paper is to present an innovative conceptual framework suitable for achieving accurate and efficient estimation of power dissipation for embedded systems described in VHDL at the behavioral and Register-Transfer levels. The goal is to provide the designer with the capability of analyzing and comparing different solutions in the architectural design space before the synthesis. The analytical power model is hierarchical, considering the different parts of the target system architecture, mainly the data-path, the memory, the control logic and the embedded core processor. Experimental results are obtained by applying the proposed power model to benchmark circuits.

Section snippets

bio1

References (28)

  • W.H. Wolf

    Hardware-software co-design of embedded systems

  • G. De Micheli

    Hardware/Software Co-Design: Application Domains and Design Technologies, Hardware/Software Co-design

  • P. Landman

    High-level power estimation

  • D. Harel

    STATEMATE: A working environment for the development of complex reactive systems

    IEEE Trans. Software Engrg.

    (1990)
  • V. Nagasamy et al.

    Specification, planning and synthesis in a VHDL design environment

  • W. Fornaciari et al.

    A conceptual analysis framework for low power design of embedded systems

  • S. Devadas et al.

    A survey of optimization techniques targeting low power VLSI circuits

  • F.N. Najm

    A survey of power estimation techniques in VLSI circuits

    IEEE Trans. VLSI Systems

    (1994)
  • A.P. Chandrakasan et al.

    Minimizing power consumption in digital CMOS circuits

  • D. Singh et al.

    Power conscious CAD tools and methodologies: a perspective

  • R. Mehra et al.

    Behavioural level power estimation and exploration

  • P.E. Landman et al.

    Power estimation for high-level synthesis

  • P.E. Landman et al.

    Architectural power analysis: the dual bit type method

    Trans. VLSI Systems

    (1995)
  • P.E. Landman et al.

    Activity-sensitive architectural power analysis

    IEEE Trans. Computer-Aided Design Integrated Circuits and Systems

    (1996)

    • Cited by (2)

    bio1

    bio2

    bio3

    bio4

    1

    Fax: +39-30-380014

    View full text
    Copyright © 1997 Published by Elsevier B.V.