Design of novel carry save adder using quantum dot-cellular automata
Introduction
Integrated circuits with Complementary Metal Oxide Semiconductor (CMOS) technology are being developed by scaling down transistor size. In 1993C. S. Lent first proposed Quantum-Dot Cellular Automata (QCA), which takes advantage of quantum mechanical effects to implement logic device at nano-scale [1]. QCA cell was fabricated first by Amlani et al. by using materials GaAs [2]. Then several efforts have been made to explore the experimental demonstration to manufacture QCA [3], [4], [5]. In the year 2014, Electrostatic QCA has been fabricated successfully on Si 〈100〉 at room temperature by DiLabio et al. [6]. The QCA fabricated by creating controllable dangling bonds on Si substrate. The fabricated QCA [6] can function at least to temperature of 293 K. Processing speed at THz frequency, low power consumption and high device density, are some of the advantages of QCA technology. Besides it offers a new computational method for processing information. In place of voltage levels, as in CMOS technology, logic state of digital circuits, are achieved by the polarization of electrons.
QCA layouts of arithmetic and logical circuits are of research interest. A number of studies and researches have been achieved that suggest QCA layouts of various types of adders [7] such as ripple carry adder (RCA), carry look ahead adder (CLA), Brent Kung adder, and Kogg Stone adder. All of these are two input n-bit adders. But addition of more than two numbers is often required in binary multiplication. Binary multiplication is performed by multi-operand adders in the following steps:
- •
To add the partial products.
- •
Computing vector inner products.
- •
Computing averages e.g. mean filter design.
Such multi-operand addition is explained in [8]. This can be achieved either by the serial implementation of multi-operand addition or by the parallel addition using adder trees.
Using fast prefix adders, the order of the magnitude of propagation time for serial addition of k n-bit binary numbers is given as:
Thus, time required during addition grows super linearly with k when n is fixed. Otherwise, the time grows logarithmically with n for a given k. Again, the order of the magnitude of propagation time for parallel multi-operand addition by prefix adder trees and ripple carry adder trees are given in [8] respectively as
In case of prefix adders, the addition of the previous stage needs to be completed before the start of the next stage. The block diagram of 3-input n-bit adder is shown in Fig. 1(a). The case of addition of three n-bit numbers using a two input n-bit adder is illustrated in Fig. 1 (b). In Fig. 1, A, B and C are the three inputs. SUM is the addition value corresponding to the inputs A, B and C. In Fig. 1(a), the three inputs are directly added and the corresponding sum is produced. On the other hand, in Fig. 1(b), two input n-bit adders are cascaded with an interconnected line. First, the inputs A and B are added. The resultant value is then used as an input to the next adder where it is added with input C and the final sum is generated. Thus in case of prefix adders, whose QCA layouts are already available [7] cell count, area and latency becomes more than the double, for addition of three numbers. This is because in a QCA layout, interconnects are formed by QCA cells that needs to be provided with clocking zones. Thus, it can be concluded that prefix adders are advantageous when sizes of the operands are large, i.e., when n becomes larger. In this paper the QCA architecture of a three input 4-bit CSA and four input 4-bit CSA are proposed.
The orientation of this work is as follows. In Section 2, the contribution of the article is outlined. Section 3 presents an overview of QCA. An improved QCA layout of a full adder has been proposed in Section 4. The QCA layout of a 4-bit RCA using five input majority gate (MV) is proposed in Section 5. Section 6 describes the QCA design technique of CSA to perform addition of three 4-bit numbers and four 4-bit numbers. In Section 7, the QCA layouts of the full adder, 4-bit RCA, three input 4-bit CSA and four input 4-bit CSA are described. The simulation results of the layouts are also explained in this section. Further the comparative studies of the proposed full adder, RCA circuit and CSA circuit with previously proposed layouts have been performed in Section 8. The complexity i.e. cell count, area, latency and quantum cost of the proposed layouts is also described in this section. In Section 8, the advantage of CSA layout is also clearly explained. Finally Section 9 concludes the report.
Section snippets
Contributions of the article
This article have the contributions are as follows.
QCA cell
A QCA cell [16], [17], [18], [19] with four quantum dots is shown in Fig. 2. The dots are loaded with two extra electrons. The electrons can tunnel to one of the two quantum dots adjacent to their position. They cannot tunnel outside the boundary of the cell. Two possible polarizations can be produced due to columbic effect, i.e., P = +1 and P = −1. This arrangement is described in Fig. 2(a) and (b). Here, P stands for cell polarization. P = +1 encodes the logic “1” and P = –1 as logic “0” [20], [21],
QCA full adder
An improved layout of a 1-bit full adder based on 3-input MV and 5-input MV and an inverter has been proposed in this section. The full adder layout proposed in this paper improves the QCA layout in terms of latency and cell count compared to that already has been proposed in [9], [10] and [34], [35]. Five inputs MV based QCA schematic diagram of one-bit full adder is shown in Fig. 6(a). It can be seen from Fig. 6(a) that the carry out Cout is generated using a 3 input majority gate. The addend
Ripple carry adder design in QCA
The QCA design of a 4-bit RCA using 5-input and 3-input MVs is proposed in this section. This design outshines the earlier design of QCA based RCA [7] in terms of delay and cell count. The MV schematic diagram of RCA is shown in Fig. 7. Since the 4-bit RCA requires cascading of four full adders each of which requires one five input and one three input majority gate. The same D-latch convention given in [11] is used to represent the MV diagram of Fig. 7. The full adder design of Section 4
Carry save adder in QCA
Two operand adders are required to be cascaded to add more than two n-bit numbers. But the propagation delay introduced in such a process is huge, as already discussed in Section 1. The advantage of carry save addition is also discussed. The implementation of carry save addition to add three numbers and four numbers both are discussed in this section. The carry save addition technique is described in [37], [38]. CSA is a three-input adder. It requires one two input adder to complete the
QCA layout design of full adder, ripple carry adder and carry save adders
The QCA layout design with simulation results of full adder and the RCA and finally the three inputs CSA and four inputs CSA are presented in this section. The designing of the layouts and their simulations are achieved using the QCADesigner tool [28].
Comparison of proposed full adder with prior works
Table 3 represents the cell count, area, latency i.e. the number of clock cycles and the overall cost of the proposed full adder layout. The Table 3 also presents the comparison between proposed layout and previous layouts of full adders reported in [9], [10], [11], [12] as these works appear to present the latest available designs. The cost function is given in [29] asOverall Cost = Area × Latency2
In [9], two types of full adder, i.e. robust and non-robust full adder have been explored. Both these
Conclusion
Carry save addition technique is used to add more than two n-bit binary numbers. The CSA implemented in this paper can add up to four 4-bit numbers. For adding larger number of operands, the proposed CSA can be cascaded to form an adder tree. This addition technique is much faster than adding the same number of operands by cascading other adders like RCA, Brent-Kung adder, Landler fisher adder, etc. This paper proposed a novel layout of full adder using 5-input MV. The proposed layout has
Dr. Debashis De received M.Tech degree in Radio Physics & Electronics in 2002. He obtained his Ph.D (Engineering) from Jadavpur University in 2005. He worked as R & D Engineer of Telektronics. Presently he is an Associate Professor in the Department of Computer Science and Engineering of West Bengal University of Technology, India and Adjunct Research Fellow of University of Western Australia, Australia. He was awarded the prestigious Boyscast Fellowship by department of Science and Technology,
References (38)
Experimental demonstration of electron switching in a quantum-dot cellular automata (QCA) cell
Superlattices Microstruct.
(1999)A QCA cell in Silicon on insulator technology: theory and experiment
Superlattices Microstruct.
(2003)- et al.
Realization of a GaAs/AlGaAs-based quantum cellular automata cell
Microelectron. J.
(2008) - et al.
A novel pseudo random number generator based cryptographic architecture using quantum-dot cellular automata
Microprocess. Microsyst.
(2016) - et al.
New robust QCA D flip flop and memory structures
Microelectron. J.
(2012) - et al.
A conventional design and sim- ulation for CLB implementation of an FPGA quantum-dot cellular automata
Microprocess. Microsyst.
(2014) - et al.
Towards the hierarchical design of multilayer QCA logic circuit
J. Comput. Sci.
(2015) Design and simulation of novel adder/subtractors on quantum-dot cellular automata: radical departure from Boolean logic circuits
Microelectron. J.
(2013)- et al.
Novel low power reversible binary incrementer design using quantum-dot cellular automata
Microprocess. Microsyst.
(2016) - et al.
Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells
J. Comput. Sci.
(2016)
Quantum cellular automata
Nanotechnology
Demonstration of a quantum cellular automata cell in a GaAs/AlGAs heterostructure
Appl. Phys. Lett.
Low complexity design of ripple carry and brent–kung adders in QCA
IEEE Tras. Nanotechnol.
Computer Arithmetic: Algorithms and Hardware Designs
An efficient quantum-dot cellular automata full-adder
Acad. J.
Five-input majority gate, a new device for quantum-dot cellular automata
J. Comput. Theor. Nanosci.
Binary adders on quantum-dot cellular automata
J. Sign. Process. Syst.
Novel robust single layer wire crossing approach for exclusive OR sum of products logic design with quantum-dot cellular automata
J. Low Power Electron.
Cited by (30)
Latch and flip-flop design in QCA technology with minimum number of cells
2022, Computers and Electrical EngineeringCitation Excerpt :In addition, we also designed a conventional n-bit shift register, the circuit level arrangement in QCA technology of which is presented in Fig. (12). In this paper, simulations are performed using QCADesigner software version 2.0.3 [19]. The simulation parameters were set to default and a coherence vector processing engine was used to evaluate the different scenarios to obtain reliable simulation results.
Quantum-dot cellular automata based design of multifunction binary right shifter circuit
2022, Computers and Electrical EngineeringCitation Excerpt :Quantum-dot is essentially a nanometre estimated structure that traps electrons in three measurements in every cell. Electrons can move between various positions utilizing electron tunnelling [8,9]. The inclining part of the quantum-dot is performed by coulombic interaction between dots.
Utilizing charge reconfigurations of quantum-dot cells in building blocks to design nanoelectronic adder circuits
2020, Computers and Electrical EngineeringCitation Excerpt :This outcome is verified by the expected yields {S and Co} in Table 4 to ensure that the designed FA1 design is performing its function precisely. A detailed comparison of the designed QCA FA1 circuit with recent single- and multi- layer designs reported in [14,16,20-25] is shown in Table 5. QCA structures are estimated using greatest usually acknowledged metrics including number of cells, size, and propagation delay.
Carry save adder and carry look ahead adder using inverter chain based coplanar QCA full adder for low energy dissipation
2019, Microelectronic EngineeringCitation Excerpt :We have demonstrated advances in another metrics too, including latency. Therefore, the overall cost of the proposed complex adders is decreased significantly compared to previous designs [18,19]. One can see in Table 4 that the proposed CLA shows enhancements above 50% in key metrics compared to the best and recent circuit presented in design of [20] while maintaining low power consumption.
New designs of fault-tolerant adders in quantum-dot cellular automata
2019, Nano Communication Networks
Dr. Debashis De received M.Tech degree in Radio Physics & Electronics in 2002. He obtained his Ph.D (Engineering) from Jadavpur University in 2005. He worked as R & D Engineer of Telektronics. Presently he is an Associate Professor in the Department of Computer Science and Engineering of West Bengal University of Technology, India and Adjunct Research Fellow of University of Western Australia, Australia. He was awarded the prestigious Boyscast Fellowship by department of Science and Technology, Govt. of India to work at Herriot-Watt University, Scotland, UK. He is also awarded Endeavour Fellowship Award during 2008–2009 by DEST Australia to work in the University of Western Australia. He received Young Scientist award both in 2005 at New Delhi and in 2011 at Istanbul by International Union of Radio Science, H.Q., Belgium. His research Interest includes Location Management and Power Consumption Control in Mobile network and low power Nano device design for mobile application and disaster management. His email id: [email protected].
Jadav Chandra Das received M.Tech degree in Multimedia and Software Systems from West Bengal University of Technology, West Bengal, India, in 2011. Presently he is an Assistant Professor in the Department of Computer Science and Engineering, Swami Vivekananda Institute of Science and Technology under West Bengal University of Technology, Kolkata, India. His research interest includes Image Processing, Cryptography and QCA based Image Processing. His email id: [email protected].