A low phase noise and low spur PLL with auto frequency control circuit for L1-band GPS receiver
Introduction
The L1-band signal of global positioning system (GPS) is widely used in the field of civil navigation. GPS receiver must have low noise figure to obtain accurate position information from weak satellite signal of L1-band. Regarded as an essential building block, phase-locked loop (PLL) is usually used to generate local oscillation signal in GPS radio front-end. However, the IF signals spectrum in GPS radio front-end may be corrupted by the spur tones of PLL, while the carrier-to-noise density radio (C/N0) may also be degraded by the phase noise of PLL [1]. As the phase noise of VCO is one of main noise sources for PLL, a low phase noise VCO must be designed. All-PMOS topology and noise-filtering technique are adopted in the VCO structure. The tuning sensitivity (KVCO) is another important parameter for the phase noise of VCO. When KVCO is large, phase noise of VCO may deteriorate due to the AM–FM modulation [2]. To reduce KVCO, a small size varactor is adopted. However the nonlinearity of varactor still makes KVCO change sharply inside the voltage control range and degrades essential PLL features like phase noise [3]. So the varactor-smoothing technique is adopted to equalize KVCO. Reference spur of PLL is concerned with non-idealities of the charge-pump (CP) [4]. Non-idealities of the phase frequency detector (PFD) and CP can be partly solved by time-delay technique and low current-mismatch technique.
A switch-capacitor array bank is adopted to cover the desired frequency tuning range in low KVCO condition. The automatic frequency calibration circuit (AFC) can find optimum frequency control code and ensure VCO to operate in the appropriate frequency sub-band. Reported methods for AFC can be categorized into open-loop type and closed-loop type [5]. In typical open-loop method, counters are used to compare the frequency of divided VCO signal with a reference signal. Whole process of counting may take long time [6]. The closed-loop AFC method is always chosen for its simplicity. However, the lock process of closed-loop AFC may still take long time because the loop setting time depends on the loop design parameters such as loop bandwidth and initial value of control voltage [7]. Therefore, a quasi-closed-loop AFC method is proposed to accelerate calibration process.
In this paper, a low phase noise and low spur PLL with AFC is designed for L1-band GPS receiver. First, the detailed design parameters of PLL are calculated. Secondly a low phase noise VCO, a prescaler, a output buffer for test and a divider 96 are described. To shorten the lock time of PLL, the quasi-closed-loop AFC method is used. Additionally, phase-frequency detector with delay chain and low current-mismatch charge pump are designed to reduce the reference spur. Finally, PLL is implemented in a 180 nm CMOS Mixed-Signal process and measurements of chip are shown.
Section snippets
Design parameters of PLL
The block diagram of the proposed PLL is shown in Fig. 1. It mainly includes a PFD, a CP, an out-chip three-order passive loop filter (3rd-LF),a low phase noise LC-Tank voltage-controlled oscillators (LC-VCO), a prescaler, an output buffer for test (Test_buffer), a integer divider-N and an AFC circuit. A temperature compensated crystal oscillator (TCXO) generates reference clock signals ‘Ref1’ and ‘Ref2’.PFD detects phase error between reference clock signals ‘Ref1’ and the feedback signals
Measurement results
The designed PLL is implemented in a 1-poly 6-metal 180 nm CMOS Mixed-Signal process and die microphotograph is shown in Fig. 13. The size of die is about 1.53 mm2 including the ESD protection pads and the chip is mounted in a standard 32-pin Quad Flat No-lead package (QFN). To reduce interference between different blocks in the PLL, several methods have been used in the PLL layout. Firstly, power supply and ground are separated for the different digital and analog blocks. The individual power
Conclusions
A low phase noise and low reference spur PLL for GPS application are fabricated in 180 nm CMOS Mixed-Signal technology. A low phase noise LC-VCO, prescaler, output buffer for test and divider 96 are carefully designed to reduce the phase noise of PLL. The varactor-smoothing technique and noise-filtering technique are helpful for reducing the phase noise of PLL. To accelerate the lock process of PLL, a quasi-closed-loop AFC circuit is adopted. A phase-frequency detector and a low current-mismatch
Acknowledgments
This project was supported in part by the National Natural Science Foundation of China (No. 41274047), the Natural Science Foundation of Jiangsu Province (No. BK2012639), and in part by the Science and Technology Enterprises in Jiangsu Province Technology Innovation Fund (BC2012121), and in part by the Fundamental Research Funds for the Central Universities.
References (23)
- et al.
A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver
IEEE J. Solid-State Circuits
(2005) - J.J. Rael, A.A. Abidi, Physical processes of phase noise in differential LC oscillators, in: IEEE Proceedings of the...
- et al.
A 1.9-3.8 GHz Δ∑ fractional-N PLL frequency synthesizer with fast auto-calibration of loop bandwidth and VCO frequency
IEEE J. Solid-State Circuits
(2012) - R. Woogeun, Design of high-performance CMOS charge pumps in phase-locked loops, in: Proceedings of the 1999 IEEE...
- et al.
CMOS PLL calibration techniques
IEEE Circuits Devices Mag.
(2004) - J. Chan-Young, C. Dong-Ho, Y. Changsik, A fast automatic frequency calibration (AFC) scheme for phase-locked loop (PLL)...
- et al.
A low-power fast-settling bond-wire frequency synthesizer with a dynamic-bandwidth scheme
IEEE Trans. Circuits Syst. I: Regul. Pap.
(2013) - W.O. Keese, An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked...
- et al.
A 1 V 3.8–5.7 GHz wide-band VCO with differentially tuned accumulation MOS varactors for common-mode noise rejection in CMOS SOI technology
IEEE Trans. Microw. Theory Tech.
(2003) - et al.
The impact of device type and sizing on phase noise mechanisms
IEEE J. Solid-State Circuits
(2005)
Design issues in CMOS differential LC oscillators
IEEE J. Solid-State Circuits
Cited by (7)
Flexible reconfigurable GNSS RF receiver for portable application of Internet of Things
2020, Microelectronics JournalCitation Excerpt :The loop control unit processes the signals from the PED and generates the control signals into the CP and LF to switch the bandwidth for fast locking. Besides, AFC circuit participates in calibrating the VCO oscillation frequency to further increase the locking speed [35,36]. As the phase error is less than π/4, the PED and AFC stop working to reduce the noise.
A modified multiphase oscillator with improved phase noise performance
2017, Microelectronics JournalDesign of a Configurable Third-Order G m-C Filter Using QFG and BD-QFG MOS-Based OTA for Fast Locking Speed PLL
2023, Journal of Circuits, Systems and ComputersA Fast Locking Phase-Locked Loop with Low Reference Spur
2018, 26th Iranian Conference on Electrical Engineering, ICEE 2018A modified closed-loop auto frequency calibration technique for a 1.571-GHz integer-N PLL
2017, International Journal of ElectronicsA quasi-closed-loop auto frequency calibration circuit for PLL
2016, 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2016 - Proceedings