Elsevier

Microelectronics Journal

Volume 95, January 2020, 104662
Microelectronics Journal

Switching sequence optimization for gradient errors compensation in the current-steering DAC design

https://doi.org/10.1016/j.mejo.2019.104662Get rights and content

Abstract

In this paper, an optimization method of switching sequence is proposed to compensate for the gradient errors in the current source array of the current-steering digital-to-analog converter. Combining the central symmetry method and the iterative method, the linear and the quadratic gradient errors in the current source arrays are all eliminated. Through the mathematical induction and MATLAB simulation, the proposed switching sequence shows that both the linear and quadratic gradient errors can be compensated. To verify the optimization method proposed, a 12-bit DAC was fabricated under the 55 ​nm 2.5 ​V CMOS process. The measured INL and DNL are bounded at 0.62LSB and 0.37LSB, respectively. The SFDR is more than 78 ​dB with the signal frequencies below 1 ​MHz and more than 66 ​dB in the whole Nyquist band frequency.

Introduction

In high-speed and high-resolution current-steering digital-to-analog converter (DAC) design, the segmented architectures are widely used [[1], [2], [3], [4], [5], [6]]. Generally, for a better tradeoff between the performance and the complexity of the DAC, the least significant bits (LSB’s) steer a binary weighted array, and the most significant bits (MSB’s) are the thermometer decoded and steer a unary array. The static performance is strongly dependent on the linearity of the unary array [7,8]. The linearity can be achieved by overcoming all possible random and systematic errors in segmented DAC [2,8]. The random errors are determined by the inherent matching properties of the technology used [[8], [9], [10]]. In given process technology, comparison with trimming, tuning or calibration methods, increasing the gate area of each unit element in the arrays of DAC’s is the most effective and simple method to reduce random errors. However, for each extra bit of DAC accuracy, the area of the current source array increases by a factor of four [11]. In high-resolution DAC, this method results in large dimension arrays in which gradient error has a very serious impact on linearity performance. The systematic errors, caused by the process, temperature, and electrical gradients, also occur easily in high resolution DAC in which large active area is used to reduce the random errors. Therefore, the design of DAC becomes more difficult for high resolution DAC with more than 10 bits, if there are no any trimming, tuning or calibration methods used [12].

In the gradient errors of the current steering DAC, the linear gradient errors and the quadratic gradient errors are the most serious errors affecting the DAC linearity performance [[13], [14], [15], [16]]. Many methods are proposed to reduce the effect of gradient errors [4,8]. The trimming, tuning or calibration methods are verified that these methods can effectively reduce the influence of gradient error. However, these methods often greatly increase chip area or circuit complexity. The switching sequence optimization method is also verified showing great potential to reduce the nonlinearity. More importantly, this technology is a layout optimization method that does not increase the chip area and circuit complexity. After the process of optimization, the linearity is primarily determined by the accumulated residual errors stemming from the switching sequence in the current source array. In the published literature, the centroid symmetry switching scheme is widely used to eliminate the linear gradient error [7]. Each unary current source is split into four parts with 1/4 the value in four different locations which symmetrical mirror around the X and Y axes. Through the centroid symmetry switching sequence scheme, the linear terms of the gradient errors are compensated. However, the quadratic gradient errors have no change. To reduce the quadratic errors, the quad quadrant (Q2) random walk method has been used [10,11]. Compared with the literature [7], the current sources are split into a higher number. Then a “randomize” switching sequence is used to further reduce the residual gradient errors. However, the measurement results shown that the gradient errors are only suppressed rather than removed. To further improve the linearity, this paper proposed a novel switching sequence. The linear gradient errors are still eliminated by the centroid symmetry method. The quadratic gradient errors are eliminated by converting it to gain errors instead of directly eliminating it. It is well known that gain errors do not contribute to linearity. Therefore, both the linear and quadratic gradient errors are all compensated which led to the improved linearity of the DAC.

This paper is organized as follows. In Section 2, the principle and mathematical proof of the proposed switching sequence are given. The circuit implementation of critical constituent blocks and layout strategies are described in Section 3. Measurement results are presented in Section 4. Finally, the conclusion is given in section 5.

According to Ref. [10], the gradient errors distribution across the unary matrix in the current steering DAC can be approximated by a Taylor series expansion around the center of the unary array. The gradient errors can be expressed asε(x,y)=a0+a11x+a12y+a21x2+a22y2+a23xy+where (x, y) is the coordinate of the unit in the current sources array. The linearity is mainly affected by the linear (the first order) and the quadratic (the second order) terms in Eq. (1). The effects of more than second order terms are so small that it can be usually ignored [9,10,13]. Therefore, the core goal of this paper also focuses on eliminating the effects of the linear and the quadratic terms gradient errors on the linearity.

The linear terms of the gradient errors, ε(1)(x,y) and the quadratic terms of the gradient errors, ε(2)(x,y) for an element located at (x, y) can be expressed as [15].ε(1)(x,y)=gl×cosθ×x+gl×sinθ×yε(2)(x,y)=gq×(bx2+y2)+awhere θ is the angle of the gradient and gl is the slope of the linear gradient. And gq, a and b are the technology-related parameters. Ignored the effects of more than second order terms errors, the linearity is affected by the superposition of the linear terms and quadratic terms gradient errors. Therefore, the total gradient errors for an element located at (x, y) can be expressed asε(x,y)=ε(1)(x,y)+ε(2)(x,y)

According to Eq. (4), the influence of gradient errors on the linearity can be removed when the linear terms and quadratic terms gradient errors are both eliminated. In Refs. [7,9], the central symmetry method was effective in removing the linear gradient errors. Therefore, the central symmetry method is still used to eliminate the linear gradient errors in this paper. For the quadratic gradient errors, the new iterative method is proposed in this paper. All current source has the same quadratic gradient errors after the iterative optimization method. Therefore, the quadratic gradient errors of all the current sources can be treated as gain errors which have no contribution to the linearity.

For N-bit thermometer-code current sources DAC, there are 2N current sources in the current source array of DAC. The total numbers of the current cells are 2m*2N when each current source has 2m current cell, m is a natural number. As mentioned above, the centroid symmetry method and the iterative method are superimposed used to eliminate the linear and quadratic gradient errors, respectively. The principle of the centroid symmetry method is shown in Fig. 1. Each unary current source is split into four parts with 1/4 the value in four different locations which symmetrical mirror around the X and Y axes. After the optimization of the centroid symmetry method, all current sources are evenly distributed into four quadrants. Each quadrant has the same current sources. And then the iterative method is used in each quadrant to eliminate the quadratic gradient errors. Due to the current sources array in four quadrants are symmetry, there are only describe the principle of the iterative method in one quadrant. After we get the switching sequence in one quadrant, the total switching sequence for four quadrants can be also obtained by using the centroid symmetry method. The first quadrant is used in this paper to introduce the iterative method.

Assuming, the resolution of the thermometer-code current-steering DAC, N, can be expressed asN=4k+j,(k=0,1,2,,n;j=0,1,2,3)when k and j both are 0, it is mean that there are no current sources. This situation does not exist for a given resolution DAC. Therefore, it will not be introduced in the following discussion. For N bit thermometer-code current-steering DAC, there are 24k+j current sources (24k+j ​= ​2N) in which each current source has 2m current cells. Before using the iterative method, each current source is split into four sub-current sources which distribute symmetrically in four quadrants. In the first quadrant, there are 24k+j sub-current sources in which each sub-current source has 2m−2 current cells.

In the iterative technique, the sub-current source will be split again. The relation between the number of current cells, Ncells, with the resolution of DAC can be express asNcells={2j22k22k+j;;;k=0,j0k0,j=0k0,j0

All sub-current sources form a current source array which can be seen as a positive matrix, Mkj. The Mkj can be express asMkj={2j×2j23k×23k23k+j×23k+j;;;k=0,j0k0,j=0k0,j0

The switching sequence in Mkj is working like this: when k ​= ​0 and j≠0, Mkj is formed by four Mk(j-1), each sub-current source in Mkj is split into 2j cells; when k≠0 and j ​= ​0, Mkj is a 23k rows and 23k columns positive matrix which stems from M(k-1)3 split, each sub-current source in Mkj is split into 22k cells; when k≠0 and j≠0, Mkj is formed by a 23k rows and 23k columns positive matrix in which each region is equal to the matrix M0j, each sub-current source in Mkj is split into 22k+j cells. For example, when N is 1, it can get that k is 0 and j is 1. The current sources array in the first quadrant is a positive matrix, M01, which has 2 (21) rows and 2 (21) columns. Each sub-current source is split into 2 ​cells, as shown in Fig. 2(a). When N is 2, it is clear that k is 0 and j is 2. The current sources array is formed by 4 (22) rows and 4 (22) columns matrix (M02), as shown in Fig. 2(b). The matrix M02 is formed with four M01 regions (referred to matrix A-B). Each sub-current source is split into four cells. When N is 3, we can get that k is 0 and j is 3. The current sources are divided into 8 (23) rows and 8 (23) columns matrixes (M03), as shown in Fig. 2(c). The matrix M03 is formed with four M02 regions (referred to matrix i-ii). Each sub-current source is split into eight cells. When N is 4, k is 1 and j is 0. The current sources are divided into 16 (24) rows and 16 (24) columns matrixes (M10), the switching sequence M10 comes from M03, as shown in Fig. 2(d). Each sub-current source is split into four cells. The arrangement of M10 is011inM10is011inM03,044inM10is044inM03,066inM10is066inM03,077inM10is077inM03,122inM10is022inM03,133inM10is033inM03,155inM10is055inM03,188inM10is088inM03,221inM10is121inM03,1518inM10is718inM03.where Nxy is the current cell located at x row and y column in the matrix. When N is 5, it can get that k is 1 and j is 1. The current sources are divided into 8 (23) rows and 8 (23) matrix (M11), as shown in Fig. 2(e). The matrix M11 is formed with sixty-fourth M01 regions (referred to matrix A-P). Each region in the matrix M11 is equal to the matrix M01. Each sub-current source is split into 8 ​cells. Similarly, other current sources array can be got in the same method as described above.

After achieving the switching sequence in the first quadrant through the iterative method as described above, the quadratic gradient errors are eliminated, the conclusions will be shown later. For the total switching sequence of the current sources array, we only turn the sub-current sources in the first quadrant around the X and Y axes. Finally, the linear and quadratic quadrant errors can be eliminated in the whole current sources array.

As analyzed above, the linear gradient errors in the current sources array can be eliminated by the centroid symmetry method. Therefore, we only prove that quadratic gradient errors can be eliminated through the iterative method.

According to Eq. (3), in the first quadrant, the quadratic gradient errors of the current cell “0” in M01 in Fig. 2(a) areεM01(2)(0)=εM01(2)(2,1)+εM01(2)(1,2)=gq×(5b+5)+2awhere (x, y) is the coordinate of the unit in the matrix. Similarly, the quadratic gradient errors of the current cell “1” in M01 in Fig. 2(a) areεM01(2)(1)=εM01(2)(1,1)+εM01(2)(2,2)=gq×(5b+5)+2a

From Eqs. (8), (9), it can be got thatεM01(2)(0)=εM01(2)(1)

From Eq. (10), it is can be got that current cell “0” and “1” have the same quadratic gradient errors in Fig. 2(a) after switching sequence optimization. In the same way, the quadratic gradient errors of current cells in M02 in Fig. 2(b)areεM02(2)(0)+εM02(2)(1)=εM02(2)(2)+εM02(2)(3)

And from Eq. (10), it can be obtained thatεM02(2)(0)=εM02(2)(1)εM02(2)(2)=εM02(2)(3)

Finally, from Eq. (10), (11), (12), (13)), the quadratic gradient errors of four cells in Fig. 2(b) can be obtained thatεM02(2)(0)=εM02(2)(1)=εM02(2)(2)=εM02(2)(3)

Through a similar calculation, for matrix M03 in Fig. 1(c), the quadratic gradient errors can be gotεM03(2)(0)=εM03(2)(1)==εM03(2)(7)

For matrix M10 in Fig. 1(d), the quadratic gradient errors areεM10(2)(0)=εM10(2)(1,8)+εM10(2)(4,5)+εM10(2)(6,3)+εM10(2)(7,2)=εM10(2)(2,7)+εM10(2)(3,6)+εM10(2)(5,4)+εM10(2)(8,1)=εM10(2)(1)

Therefore, from Eq. (11), (12), (13), (14), (15), (16)), it is easily obtained thatεM10(2)(0)=εM10(2)(1)==εM10(2)(15)

Through similar calculation, for matrix Mkj, it is easily obtained that the quadratic gradient errors can be got asεMkj(2)(0)=εMkj(2)(1)==εMkj(2)(n)

From Eqs. (10), (14), (15), (17), (18), in the first quadrant, the current cell in the sub-current sources array has the same quadratic gradient errors after the iterative switching sequence optimization. Due to the symmetry method in the four quadrants, the sub-current sources in other three quadrants also have the same quadratic gradient errors with the first quadrant. Therefore, after the optimization process by the iterative method, all current sources have the same quadratic gradient errors in the whole current source array. The same quadratic gradient errors can be seen as the gain errors which do not affect the linearity in DAC. Finally, both the linear and quadratic gradient errors are compensated after switch sequence optimization proposed in this paper.

To verify the above conclusions, MATLAB simulation was implemented. As shown in Fig. 3, three methods (The centroid switching scheme, the Q2 random walk switching scheme and this paper proposed) are compared. The three methods have the same initial error distribution. εsp(1) and εsp(2) represent the linear and quadratic gradient errors, respectively. The εres(1) and εres(2) represent the linear and quadratic residual errors after the switching sequence process, respectively. The centroid switching scheme as shown in Fig. 3(a), each thermometer-code current sources are split into four part (shown in red) which are symmetrical distribution around the center of the geometry. From the residual error distribution in the right part of Fig. 3(a), it is observed shown that the linear gradient errors are eliminated, but the quadratic gradient errors have no change. As shown in Fig. 3(b), the Q2 random walk switching scheme is used. From the simulation results, we can get that the linear terms are also eliminated where the quadratic gradient errors are suppressed. The simulation results in Fig. 3(a) and (b) are consistent with the previous literature results [9]. In Fig. 3(c), through using the switching scheme proposed in this paper, the simulation results show that the linear terms are eliminated, and all the current sources have the same residual errors (the quadratic gradient errors). According to the previous analysis, these same residual errors can be treated as the gain errors which have no contribute with linearity in DAC. Therefore, the MATLAB simulation results also show that the switching sequence scheme proposed in this paper can eliminate the gradient errors of the current steering DAC.

Section snippets

Architecture

To demonstrate the proposed method, a 12-bit current steering DAC has been implemented under the 55 ​nm CMOS Process. The full-scale output current terminated on 50Ω double terminated resistors is 20 ​mA. The block diagram and floorplan of the presented segmented 12-bit DAC is shown in Fig. 4. The six MSB’s (referred to as B11–B6) are encoded from binary to thermometer code in the thermometer decoder, which steers the unary weighted current source array. The six LSB’s (referred to as B5–B0),

Experimental results

The chip layout and micrograph photo are shown in Fig. 6. The size of the current sources array is 500 ​μm *800 ​μm. To minimize the impact of layout on the linearity performance of DAC, we design the layout carefully. Firstly, to create the same environments, 30 ​μm dummy transistors around the current source array are used. All current source has the same connection method. The binary tree layout method is used in the power supply lines design to realize the same IR voltage drop for all

Conclusions

In this paper, an optimization method of switching sequence is proposed to compensate the gradient errors in the current source array of the current-steering DAC. Combining the central symmetry method and the iterative method, the linear and the quadratic gradient errors in the current source arrays are eliminated. A 12 bit 200 ​MS/s current steering DAC has been fabricated in a standard digital 55 ​nm 2.5 ​V CMOS technology. The measured INL and DNL are bounded at 0.62LSB and 0.37LSB,

Acknowledgements

This work was supported by the Natural Science Foundation of China under project 61404022, 61574027 and 61774028.

References (17)

  • Hans Van de Vel

    A 240mW 16b 3.2GS/s DAC in 65nm CMOS with <-80dBc IM3 up to 600MHz

    in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)

    (Feb. 2014)
  • Renzhi Liu

    Low-overhead self-healing methodology for current matching in current-steering DAC

    IEEE Trans. Circuits Syst. II: Express Briefs

    (July 2015)
  • Wei-Te Lin

    A 12b 1.6GS/s 40mW DAC in 40nm CMOS with >70dB SFDR over entire nyquist bandwidth,

  • Jen Hung Chi

    A 1.8-V 12-Bit 250-MS/s 25-mW Self-calibrated DAC

    in Proc. ESSCIRC

    (Sept. 2010)
  • Yongjian Tang

    A 14 bit 200 MS/s DAC with SFDR >78 dBc, IM3 <- 83 dBc and NSD <-163 dBm/Hz across the whole nyquist band enabled by dynamic-mismatch mapping

    IEEE J. Solid State Circuits

    (Jun. 2011)
  • Shiyu Su

    A 12b 2GS/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise cancellation achieving >74dBc SFDR up to 1GHz in 65nm CMOS

    in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)

    (Jan. 2016)
  • J. Bastos

    A 12-bit intrinsic accuracy high-speed CMOS DAC

    IEEE J. Solid State Circuits

    (Dec. 1998)
  • B. Razavi

    Principles of Data Conversion System Design

    (1995)
There are more references available in the full text version of this article.

Cited by (8)

View all citing articles on Scopus
View full text