Elsevier

Microelectronics Reliability

Volume 44, Issues 9–11, September–November 2004, Pages 1885-1890
Microelectronics Reliability

A CAD assisted design and optimisation methodology for over-voltage ESD protection circuits

https://doi.org/10.1016/j.microrel.2004.07.102Get rights and content

First page preview

First page preview
Click to open first page preview

References (0)

Cited by (2)

  • Transient 3-D TCAD simulation of multiple snapback event in mixed-mode test for mutual relation between protection devices

    2015, International Conference on Simulation of Semiconductor Processes and Devices, SISPAD
View full text