Investigation on seal-ring rules for IC product reliability in 0.25-μm CMOS technology
References (8)
The Art of Analog Layout
(2001)- TSMC. 0.25-μm Mixed Signal Salicide Process Design Rule. Taiwan,...
- VIS. 0.25-μm Logic Salicide Process Design Rule. Taiwan,...
- UMC. 0.35-μm High Voltage Process Topological Layout Rule. Taiwan,...
There are more references available in the full text version of this article.
Cited by (6)
The Utilization of Seebeck effect for Edge Seal Die Failure Analysis
2023, Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFAE-test Probe Mark Topology-induced Failure
2021, Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFAContactless Characterization of a CMOS Integrated LC Resonator for Wireless Power Transferring
2015, IEEE Microwave and Wireless Components LettersReliability of segmented edge seal ring for RF devices
2014, 2014 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2014
Copyright © 2005 Elsevier Ltd. All rights reserved.