Reliability of through-silicon-vias (TSVs) with benzocyclobutene liners

https://doi.org/10.1016/j.microrel.2012.12.012Get rights and content

Abstract

Through-silicon-vias (TSVs) using benzocyclobutene (BCB) as insulation layers (liners) are developed and the reliability related issues with regard to mechanical and electrical aspects are investigated. The BCB TSVs are fabricated using deep etching of annular trenches on a substrate, BCB cladding forming in the deep trenches, selective etching of the silicon posts in BCB claddings, and electroplating of copper plugs. The insulation capability and the configuration stability of BCB liners are evaluated by performing a thermal shock test and comparing the leakage currents before and after thermal shock. The results show that the BCB insulation capability does not change distinctly after thermal shock. Auger electronic spectroscopy (AES) is used to characterize copper diffusion through BCB thin films after high temperature treatment, and it is found that BCB is able to prevent copper diffusion at temperatures as high as 350 °C. Finite element analysis is performed to understand the thermal stress behaviors of BCB TSVs, and the simulation results show that BCB liners are able to reduce the thermal induced stresses in substrates, but increase the axial thermal expansion of copper plugs.

Introduction

Three-dimensional (3D) integration, which uses through-silicon-vias (TSVs) and wafer bonding to integrate multiple chips on the third direction, has been recognized as a promising technology for integrated circuits (ICs) to achieve further improvement on performance, heterogeneous integration of different technologies, and sophisticated functionalities [1], [2], [3], [4], [5]. The attractive foregrounds have promoted extensive research on 3D integration, and various fabrication technologies have been established for different applications [4], [5], [6], [7], [8]. Despite the significant advances in recent years, 3D integration is still facing several challenges, in particular the thermal related reliability issues.

Due to high density of active devices and complicated structures, the thermal problems, which have already been a tricky problem in 2D ICs, are even more serious in 3D integration. The large mismatch in the coefficients of thermal expansion (CTE) between silicon and copper causes significant thermal stresses inside TSVs and surrounding substrate [9]. Large thermal stress could lead to potential mechanical reliability problems such as die failure of cracks or breakage [10], copper pumping [11], and interfacial delamination [12], [13], [14]. Even the stress is not large enough to cause die failure, it can lead to mobility changes and thus parametric shifts of transistors, affecting the performance and tolerances of integrated circuits (ICs) [15], [16]. Besides, the scallops on the via sidewalls inherent to Bosch process may cause non-conformal deposition of silicon dioxide liners and barriers [17], which together with the high stress concentration at the sharp ridges, could induce reliability problems such as copper diffusion, electromigration, and current leakage [18], [19], [20], [21], [22].

To address these problems, polymers have been proposed as either part of TSVs [23], [24], [25], [26] or as an alternative to conventional silicon dioxide insulation layers (liners) [27], [28]. Thick polymers are expected to have the potential to address the mechanical and electrical reliability problems. For example for polymer liners, the large and uniform thickness (1–5 μm vs. SiO2 0.1–1 μm) allow to avoid the problems of copper diffusion by eliminating the discontinuity of the barrier layer and current leakage by increasing the thickness of liners. In addition, the low elastic moduli and soft feature of polymer liners enable them to deform more largely than silicon and metals, and thus allow polymer liners to act as a buffer layer between silicon substrates and copper plugs to alleviate the thermal stresses [21]. Besides, the low dielectric constants of polymers (normally around 3 [29] vs. SiO2 3.9), in conjunction with the large thickness, allows to achieve low capacitance and high electrical performance [27].

To exploit the advantages of polymers, this paper reports the implementation of TSVs with benzocyclobutene (BCB) polymer liners by developing a vacuum-assisted spin-coating method to fill BCB claddings in high aspect-ratio annular trenches. BCB has been chosen as the liner material due to some attractive features, such as low de-gassing property, low dielectric constant, low stress, good coverage, and excellent chemical resistance and high thermal stability (glass transition temperature Tg > 350 °C) [30], [31]. The reliability issues of BCB TSVs regarding to leakage current, thermal shock, BCB barrier capability, and thermal stress and thermal expansion are investigated experimentally and numerically.

Section snippets

Fabrication of BCB liner TSVs

Fig. 1 shows the schematic fabrication processes for BCB liner TSVs applied in 3D integration systems. First, annular trenches are etched to the intermediate isolation layer using inductive coupled plasma (ICP) on the backside of a device wafer that is thinned and bonded with a host wafer, as shown in Fig. 1a. Then, BCB (Dow Chemical, CYCLOTENE 3022) is filled into the annular trenches using spin-coating, followed by chemical mechanical polishing (CMP) to remove the polymer overburden, as shown

Leakage current

The insulation capability of the BCB liner is evaluated by measuring the leakage current between the probe pad and the silicon substrate using Keithley 4200 semiconductor characterization system at room temperature. DC voltage is applied between the probe pad and silicon substrate, then the corresponding leakage current is measured. The applied voltage increases from 0 V to 40 V with an increasing step of 0.15 V. The BCB TSVs have a depth of 65 μm, a copper diameter of 20 μm and a BCB liner width of

Conclusions

The reliability issues of BCB TSVs in terms of temperature shock, copper diffusion, and thermal stresses have been investigated through experimental measurement and numerical simulation. The leakage current of a single BCB TSV is on pA level at 40 V, and does not change significantly after 40 times thermal shocks between −65 °C to +150 °C. Due to the difficulty in measuring the element concentration in the substrate near the TSVs, planar BCB films are employed to evaluate the barrier function to

Acknowledgments

This work was supported by the 973 Program under Grant 2011CBA00603, NSFC under Grant 61271130, and China Postdoctoral Science Foundation under Grant 2011M500320.

References (40)

  • Y. Zhang et al.

    Thermal stability and degradation products analysis of benzocyclobutene-terminated imide polymers

    Thermochim Acta

    (2005)
  • J.Q. Lu

    3-D Hyperintegration and packaging technologies for micro-nanosystems

    Proc IEEE

    (2009)
  • P. Ramm et al.

    3D System-on-chip technologies for more than Moore systems

    Microsyst Technol

    (2010)
  • R.S. Patti

    Three-dimensional integrated circuits and the future of system-on-chip designs

    Proc IEEE

    (2006)
  • M. Koyanagi et al.

    Three-dimensional integration technology based on wafer bonding with vertical buried interconnections

    IEEE Trans Electron Dev

    (2006)
  • S.J. Koester et al.

    Wafer-level 3D integration technology

    IBM J Res Dev

    (2008)
  • J.A. Burns et al.

    A wafer-scale 3-D circuit integration technology

    IEEE Trans Electron Dev

    (2006)
  • J.U. Knickerbocker et al.

    Three-dimensional silicon integration

    IBM J Res Dev

    (2008)
  • S.K. Ryu et al.

    Impact of near-surface thermal stresses on interfacial reliability of through-silicon-vias for 3-D interconnects

    IEEE Trans Dev Mater Reliab

    (2011)
  • K.H. Lu et al.

    Thermal stress induced delamination of through-silicon-vias in 3-D interconnects

    IEEE Electron Comp Tech Conf (ECTC)

    (2010)
  • Cited by (13)

    • Innovative polyimide liner deposition method for high-aspect-ratio and high-density through-silicon-vias (TSVs)

      2016, Microelectronic Engineering
      Citation Excerpt :

      Firstly, comparing with TSV liners that are usually made of silicon dioxide fabricated through enhanced chemical vapor deposition (PECVD) process, polyimide liner can act as better buffering layer between via-metal and silicon substrate during temperature gradients than silicon dioxide liner because polyimide has a Young’s Modulus as low as 2.8GPa, which is about 4% of that of silicon dioxide. Then, better thermal-mechanical reliability of the TSVs can be expected [12,13]. Secondly, polyimide has excellent thermal and chemical stability after solidification at temperature as low as 250oC.

    • Assembly reliability improvement of 3D-ICs packaging using pre-stuffed molding material

      2015, Vacuum
      Citation Excerpt :

      Thus, increasing the thermo-mechanical reliability of 3D-IC packages is considered an important issue in this field because of the significance of the induced thermal stress resulting from the coefficient of thermal expansion (CTE) among dissimilar constituent materials. To examine the stress distribution in 3D-IC packaging, finite element analysis (FEA) based on robust and plentiful mechanical theories is widely utilized to fill the gaps in the experimental measurement of actual specimens [1–10]. Based on the present numerical analysis results and the confirmation of the analytical solution, the die thickness and underfill stiffness in 3D-ICs with the bonding approach of solid–liquid inter-diffusion are the main factors that influence the stress exerted on the interconnects [6].

    • Reduction of TSV Pumping

      2019, IEEE 2019 International 3D Systems Integration Conference, 3DIC 2019
    View all citing articles on Scopus
    View full text