CPCA: An efficient wireless routing algorithm in WiNoC for cross path congestion awareness
Introduction
Network-on-Chip (NoC) is an emerging interconnection paradigm for the multi-core processors. However, as more cores are integrated into chips, conventional NoC suffer from high latency and high power consumption [[1], [2], [3]]. According to ITRS [4], new interconnection technology should be developed to further improve performance. Recently, several novel technologies, such as 3D NoC, optical NoC (ONoC) and RF interconnection (RF-I) have been proposed [[5], [6], [7], [8]]. For 3D NoC [5], chips are vertically stacked together which greatly reduces the routing distance between cores. ONoC [7] outperforms because of its excellent characteristics such as high bandwidth and low electromagnetic interference. For RF-I [8], data in the transmission line can be transferred to the destination approaching the speed of light. However, these three technologies have some technical or practical challenges which should be addressed [9], such as complexity and thermal regulation.
Through replacing baseline wired routers with wireless routers (WRs), WiNoC can achieve long-distance data transmission through one-hop wireless link [10,11]. Compared with wired NoC, WiNoC supports more flexible routing strategies. Moreover, WiNoC is compatible with existing CMOS process which makes its easy on-chip integration [12]. However, WiNoC also has some challenges, such as network congestion [13]. As an important part of WiNoC, wireless router not only take the responsibility to forward the short distance packets, but also transmit long distance packets. It is possible that a large number of packets can be flooded into the wireless router which will lead to network congestion and thermal hotspot [14]. Network congestion directly reduces the network throughput, thus degrading system performance. As a result, it is imperative to find a proper scheme to alleviate network congestion, so as to improve the system performance.
In this paper, we propose an efficient WiNoC routing algorithm called CPCA. Through the congestion information of the wireless router within the subnet, the CPCA algorithm can make near-optimal selection of wired links and wireless links during packet routing, so as to mitigate the congestion of wireless router. The experimental results show the performance benefits clearly outweigh the overheads. The main contributions of this paper include the following:
- 1)
Through partitioning the network into sub-networks, we present a novel mechanism to propagate congestion information. In one subnet, the 1-bit signal line is formed as cross path. Using 1-bit signal line, this mechanism can transmit the congestion information of the wireless router along the cross paths within the subnet, so that the routers along the paths can perceive the congestion information of wireless router.
- 2)
We propose an effective wireless routing algorithm which makes near-optimal selection of wired links and wireless links during packet routing.
- 3)
We conduct extensive experiments to evaluate the performance of the proposed algorithm against other emerging schemes, under different traffic patterns. We also evaluate the area overhead and power consumption of different schemes. Our experimental results show that the proposed scheme can offer significantly better performance in malterms of transmission latency, throughput and packet energy compared with other counterparts.
The remainder of this paper is organized as follows. Section 2 presents the background and related work. In Section 3, the proposed routing scheme is presented. The experiments as well as evaluation are presented in Section 4. Section 5 concludes the paper.
Section snippets
Background and related work
In this section, we present several popular wireless communication technology in WiNoC. We also show some extensive research on alleviating the congestion in WiNoC.
Proposed cross path congestion awareness routing
In this section, we first present the WiNoC architecture including the topology and router architecture. Subsequently, we describe the proposed routing algorithm and demonstrated using example in detail.
Experiments
In this section, we analyze the characteristics and performance of different schemes under different traffic patterns. We first present the simulation environment in Section 4.1. Subsequently, we simulate and analyze the experimental results in detail.
Conclusion
As a novel on-chip interconnect architecture, WiNoC can break the performance limit of traditional wire line counterpart. Through the using of wireless links, the packets can achieve one-hop transmission between long distance nodes. However, excessively using wireless short-cut may occurs congestion which reduces communication efficiency of the network. In this paper, we propose an efficient wireless routing algorithm for cross path congestion awareness. Based on the proposed topology, the
Acknowledgments
This research is supported in part by the National Natural Science Foundation of China (NSFC) research Projects 61474036, 61274036 and 61371025, the Natural Science Foundation of Anhui Province China under the Grant 1508085MF117.
References (38)
- et al.
Energy efficiency of error control coding in intra-chip RF/wireless interconnect systems
Microelectron. J.
(2010) - et al.
Exploiting antenna directivity in wireless NoC architectures
Microprocess. Microsyst.
(2016) - et al.
A study of a wire–wireless hybrid NoC architecture with an energy-proportional multicast scheme for energy efficiency
Comput. Electr. Eng.
(2015) - et al.
The design and implementation of a configurable MIMO detection system on the NOC-based multicore platform
Microelectron. J.
(2016) - et al.
A runtime fault-tolerant routing algorithm based on region flooding in NoCs
Microprocess. Microsyst.
(2016) - et al.
The (low) power of less wiring: enabling energy efficiency in many-core platforms through wireless noc
International Technology Roadmap for Semiconductors (ITRS)
(2013)- et al.
Topology-aware adaptive routing for nonstationary irregular mesh in throttled 3D NoC systems
IEEE Trans. Parallel Distrib. Syst.
(2013) - et al.
An efficient highly adaptive and deadlock-free routing algorithm for 3D network-on-chip
IEICE Trans. Fundam. Electron. Commun. Comput. Sci.
(2016) - et al.
An optical wavelength switching architecture for a high-performance low-power photonic noc
An energy-efficient reconfigurable NoC architecture with RF-interconnects
Performance evaluation of wireless networks on chip architectures
Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects
IEEE Trans. Comput.
A wireless network-on-chip design for multicore platforms
A survey of emerging interconnects for on-chip efficient multicast and broadcast in many-cores
IEEE Circuits Syst. Mag.
Flow control mechanism for wireless network on-chip
Thermal hotspot reduction in mm-wave wireless noc architectures
Multicast-aware high-performance wireless network-on-chip architectures
IEEE Trans. Very Large Scale Integr. Syst.
Wireless NoC as interconnection backbone for multicore chips: promises and challenges
IEEE J. Emerg. Select. Topic. Circ. Syst.
Cited by (7)
Design of fully adaptive routing and hybrid VC allocation in wireless NOC
2022, Microelectronics JournalCitation Excerpt :The deadlock problem in WiNoC is further complicated by the addition of long-range wireless links. The Dataline scheme, which is used in the Torus network to solve long-range links, has been widely used in WiNoC [6,8–12]. The Dataline solution is simple and effective, but requires at least two VCs (Virtual Channels) to avoid deadlocks.
MMNNN: A tree-based Multicast Mechanism for NoC-based deep Neural Network accelerators
2021, Microprocessors and MicrosystemsCitation Excerpt :A NoC is a type of packet-switched network that is composed of routers and links. Significant research has been made into both wired [3–5] and wireless NoCs [6–9]. In a typical NoC, each router is connected to a processor element (PE) or group of PEs, with routers connected to each other by links [10].
A survey and taxonomy of congestion control mechanisms in wireless network on chip
2020, Journal of Systems ArchitectureCitation Excerpt :It can be seen that LTCA is an efficient congestion control scheme that does not increase hardware resources, while it can be reduceed the congestion of WRs and can be improvd average latency. Ouyang et al. [30] proposed CPCA; is a new congestion-aware routing algorithm that uses the cross path congestion information for packets routing. To detect congestion in a subnet, WR congestion information is propagated among BRsthat are in the cross path with WR.
On the Impact of Subnet Clustering in Radio Hub for 100-core Wireless Network-on-Chip Architecture
2024, International Journal of Computing and Digital SystemsPerformance Evaluation of Multi-Channel for 10×10 Mesh Wireless Network-on-Chip Architecture
2022, 2022 IEEE International Conference on Computing, ICOCO 2022Energy-efficient networks-on-chip architectures: Design and run-time optimization
2021, Network-on-Chip Security and Privacy