Skip to main content
Log in

Scheduling cluster tools in wafer fabrication using candidate list and simulated annealing

  • Published:
Journal of Intelligent Manufacturing Aims and scope Submit manuscript

Abstract

This paper presents a new method for scheduling cluster tools in semiconductor fabrication. A cluster tool consists of a group of single-wafer chambers organized around a wafer transport device, or robot. Cluster fabrication system considered in this paper consists of serial cluster tools. Due to constraints imposed by multiple routes of each wafer type and machines with no buffer, it is difficult to find an optimal or near-optimal schedule. In order to determine the sequence of the operations to be released and the assignment of the machine to each operation, the proposed method uses a job requirement table with random keys as a solution representation. Simulated annealing seeks the optimal or near-optimal sequence and machine assignment of the operations. In this paper, the scheduling objective is to find a schedule with minimum makespan. A Gantt chart is obtained as the final schedule. To handle the constraints, the proposed method uses a candidate list. To determine which operation can be scheduled in considering the constraints, a negotiation procedure between the operations in the candidate list and a current state of the system is introduced. To show the effectiveness of the proposed method, scheduling example of a real cluster fabrication system is presented. Scheduling results are compared with those obtained by using several dispatching rules. From the experimental results, it is shown that the proposed method is promising.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  • Bai, S. X. Srivatsan, N. and Gershwin, S. B. (1990) Hierarchical real-time scheduling of a semiconductor fabrication facility. In Proceedings of 9th IEEE Int. Electron. Manuf. Tech. Symp., Washington, DC.

  • Chen, W. H. and Srivastava, B. (1994) Simulated annealing procedure for forming machine cells in group technology. European Journal of Operations Research, 75, 100–111.

    Google Scholar 

  • Connors, D., Feigin, G. and Yao, D. (1992) Scheduling semiconductor lines using a fluid network model. Proceedings of 3rd Int. Conf. Comp. Integrated Manuf., 174–183.

  • French, S. (1982) Sequencing and Scheduling: An Introduction to the mathematics of the Job-Shop, Ellis Horwood.

  • Ingber, L. (1989) Very fast simulated annealing. Mathl. Comput. Modeling, 12, 967–973.

    Google Scholar 

  • Kirkpatrick, S., Gelatt, C. D. and Vecchi, M. P. (1983) Optimization by simulated annealing. Science, 220, 342–352.

    Google Scholar 

  • Laarhoven, P. J. M., Aarts, E. H. L. and Lenstra, J. K. (1992) Job Shop Scheduling by Simulated Annealing. Operations Research, 40, 113–125.

    Google Scholar 

  • Liao, D. Y., Chung, S. C., Pei, K. W. and Chang, C. M. (1996) Daily Scheduling for R&D Semiconductor Fabrication. IEEE Transactions on Semiconductor Manufacturing, 9, 550–561.

    Google Scholar 

  • Lu, S. C. H., Ramaswamy, D. and Kumar, P. R. (1994) Efficient Scheduling Policies to Reduce Mean and Variance of Cycle-Time in Semiconductor Manufacturing Plants. IEEE Transactions on Semiconductor Manufacturing, 7, 374–388.

    Google Scholar 

  • Metropolis, N., Rosenbluth, A. W., Rosenbluth, M. N. and Teller, A. H. (1953) Equation of state calculations by fast computing machines. Journal of Chemical Physics, 21, 1087–1092.

    Google Scholar 

  • Montazeri, M. and Van Wassenhove, L. N. (1990) Analysis of Scheduling Rules for an FMS. International Journal of Production Research, 28(4), 785–802.

    Google Scholar 

  • Perkinson, T. L., McLarty, P. K., Gyurcsik, R. S. and Cavin, R. K. III (1994) Single-Wafer Cluster Tool Performance: An Analysis of Throughput. IEEE Transactions on Semiconductor Manufacturing, 7, 369–373.

    Google Scholar 

  • Perkinson, T. L., Gyurcsik, R. S. and McLarty, P. K. (1996) Single-Wafer Cluster Tool Performance: An Analysis of the Effects of Redundant Chambers and Revisition Sequences on Thorughput. IEEE Transactions on Semiconductor Manufacturing, 9, 384–400.

    Google Scholar 

  • Suresh, S. and Sahu, S. (1994) Stochastic Assembly Line Balancing Using Simulated Annealing. International Journal of Production Research, 32, 1801–1810.

    Google Scholar 

  • Szu, H. and Hartely, R. (1987) Fast Simulated Annealing. Physics Letters A, 122, 157–162.

    Google Scholar 

  • Venkatesh, S., Davenport, R., Foxhoven, P. and Nulman, J. (1997) A Steady-State Throughput Analysis of Cluster Tools: Dual-Based Versus Single-Blade Robots. IEEE Transactions on Semiconductor Manufacturing, 10, 481–424.

    Google Scholar 

  • Wein, L. M. (1998) Scheduling Semiconductor Wafer Fabrication. IEEE Transactions on Semiconductor Manufacturing, 1, 115–130.

    Google Scholar 

  • Wilhelm, M. R. and Ward, T. L. (1987) Solving Quadratic Assignment Problems by Simulated Annealing. IIE Transactions, 19, 107–119.

    Google Scholar 

  • Wood, S. C. (1996) Simple Performance Models for Integrated Processing Tools. IEEE Transactions on Semiconductor Manufacturing, 9, 320–328.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Yim, S.J., Lee, D.Y. Scheduling cluster tools in wafer fabrication using candidate list and simulated annealing. Journal of Intelligent Manufacturing 10, 531–540 (1999). https://doi.org/10.1023/A:1008904604531

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008904604531

Navigation