Abstract
Fractal image coding is a compression technique with many promising features, but it has been primarily placed in the class of archival coding algorithms due to its computationally expensive encoding algorithm. Though fractal coding has been extensively optimized for speed, it is still not practical for real-time applications on most sequential machines. The problem with fractal coding lies in the large amount of pixel block comparisons that are required, which makes fractal coding better suited toward parallel systems. At the same time, VLSI area has become a much less important constraint in chip design due to better fabrication techniques and smaller micron technologies. This has lead to a recent trend for designing parallel subsystems and including multimedia ASIC circuitry on general purpose CPUs. In this paper, we will present a parallel ASIC array architecture for use in fractal encoding that performs a full domain quad-tree search in near real-time for standard sized gray scale images. The design is also scalable so that larger images can be encoded faster by adding chips to the array. In designing this architecture, we include novel optimizations at the algorithmic, architecture, and circuit levels.
Similar content being viewed by others
References
L. Torres and M. Kunt, Video Coding, Kluwer Academic Publishers, Boston, 1996.
M. Barnsley and L. Hurd, Fractal Image Compression, AK Peters Ltd., Wellesley, MA, 1993.
M. Barnsley, Fractals Everywhere, Academic Press, San Diego, 1988.
A.E. Jacquin, “Image coding based on a fractal theory of iterated contractive image transformations,” IEEE Trans. Image Process., Vol. 1, No.1, pp. 18-30, 1992.
Y. Fisher, Fractal Image Compression, Springer-Verlag, New York, 1995.
D. Saupe, “Fractal image compression via nearest neighbor search,” Conf. Proc. NATO ASI Fractal Image Encoding and Analysis, Trondheim, 1995.
Z. Baharav, D. Malah, and E. Karnin, “Hierarchical interpretation of fractal image coding and its application to fast decoding,” International Conference on Digital Signal Processing, Cyprus, 1993.
D. Jackson and T. Blom, “Fractal image compression using a circulating pipeline computation model,” International Journal of Computers and Their Applications (to appear). Available at http://www.carl.ua.edu/people/jjackson/home.html
M.J. Irwin and R.M. Owens, “A micro-grained VLSI signal processor,” Proc. of ICASSP, pp. 641-644, 1992.
F. Ancarani, A. De Gloria, M. Olivieri, and C. Stazzone, “Design of an ASIC architecture for high speed fractal image compression,” Proc. Ninth Annual IEEE International ASIC Conference and Exhibit, pp. 223-226, 1996.
K.P. Acken, H.N. Kim, M.J. Irwin, and R.M. Owens, “An architectural design for parallel fractal compression,” Proc. of ASAP, pp. 3-11, 1996.
R.F. Lyon, “Two's complement pipeline multipliers,” IEEE Trans. Comm., pp. 418-425, 1976.
Meta-Software, HSPICE User's Manual H9001, Campbell, CA, 1990.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Acken, K.P., Irwin, M.J. & Owens, R.M. A Parallel ASIC Architecture for Efficient Fractal Image Coding. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 19, 97–113 (1998). https://doi.org/10.1023/A:1008005616596
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008005616596