Skip to main content
Log in

Abstract

This paper presents the VLSI architecture of a shared division/square root operator that operates on the mantissas (23-b in length) of single precision IEEE 754 1985 std., floating point numbers. The division and square root algorithms used in this operator are based on radix 2 signed digit representations and operate in a digit-by-digit manner. These two algorithms perform quotient and root digit selection using two most-significant digits of the partial remainder. Previously proposed shared division square-root algorithms required more than two most-significant digits of the partial remainder to be observed during quotient or root digit selection. Lower the number of digits observed for quotient or root digit selection, faster the operation. Due to this, the algorithms proposed in this scheme are faster than previous schemes. This architecture has been layed out using 1.2 micron 5.0 V CMOS 2 metal process and requires 14.82 mm2 area. This design requires 15 ns (@ 5.0 V) to generate a digit of the quotient/root. It requires 29 cycles per divide/square root operation from the time the operands are provided at its pin inputs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Avizienis, "Signed digit number representation for fast parallel arithmetic," IRE Transactions on Electronic Computers, Vol. EC-10, pp. 389–400, Sept. 1961.

    Article  MathSciNet  Google Scholar 

  2. H.R. Srinivas, "High speed computer arithmetic architectures," Ph.D. thesis, Univ. of Minnesota, Dept. of Elect. Engg., Minneapolis, MN 55455, USA, Sept. 1994.

    Google Scholar 

  3. H.R. Srinivas and K.K. Parhi, "High-speed VLSI arithmetic processors using hybrid number systems," Journal of VLSI Signal Processing, Vol. 4, pp. 177–198, April 1992.

    Article  Google Scholar 

  4. H.R. Srinivas and K.K. Parhi, "A fast radix 4 division algorithm and its architecture," IEEE Transactions on Computers, Vol. 44, No. 6, pp. 826–831, June 1995.

    Article  MATH  Google Scholar 

  5. H.R. Srinivas and K.K. Parhi, "A floating point radix 2 shared division/square root chip," Proc. of IEEE International Conference on Computer Design: VLSI in Computers and Processors, Austin, TX, pp. 472–478, Oct. 1995.

  6. J.E. Robertson, "A new class of digital division methods," IRE Transactions on Electronic Computers, Vol. EC-7, pp. 218–222, Sept. 1958.

    Article  Google Scholar 

  7. M.D. Ercegovac and T. Lang, "Division and square root," Kluwer Academic Publishers, Norwell, Massachusetts 02061, 1994.

    MATH  Google Scholar 

  8. M.D. Ercegovac and T. Lang, "Radix-4 square root without initial PLA," IEEE Transactions on Computers, Vol. 39, No. 8, pp. 1016–1024, Aug. 1990.

    Article  Google Scholar 

  9. J. Fandrianto, "Algorithm for high-speed shared radix-4 division algorithm," Proc. of 8th IEEE Symposium on Computer Arithmetic, Como, Italy, pp. 73–79, May 1987.

  10. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design, Wiley, NY, 1979.

    Google Scholar 

  11. M.J. Irwin and R.M. Owens, "Design issues in digit serial signal processors," Proc. of IEEE International Symposium on Circuits and Systems, Portland, Oregon, pp. 441–444, 1989.

  12. I. Koren, Computer Arithmetic Algorithms, Prentice Hall, Englewood Cliffs, NJ 07632, 1993.

    Google Scholar 

  13. S. Majerski, "Square-rooting algorithms for high-speed digital circuits," IEEE Transactions on Computers, Vol. 34, pp. 724– 733, 1985.

  14. J.C. Majithia, "Cellular array for extraction of squares and square roots of binary numbers," IEEE Transactions on Computers, Vol. C-21, pp. 1023–1024, Sept. 1972.

    Article  Google Scholar 

  15. G. Matsubara, N. Ide, H. Tago, S. Suzuki, and N. Goto, "30-ns 55-b shared radix 2 division and square root using a self-timed circuit," Proc. of the 12th International Symposium on Computer Arithmetic, pp. 98–105, July 1995.

  16. S.E. McQuillan, J.V. McCanny, and R. Hamill, "Newalgorithms and VLSI architectures for SRT division and square root," Proc. of 11th Symposium on Computer Arithmetic, Windsor, Ontario, pp. 80–86, June 29–July 2, 1993.

  17. G. Metze, "Minimal square rooting," IEEE Transactions on Electronic Computers, Vol. EC-14, pp. 181–185, April 1965.

    Article  Google Scholar 

  18. P. Montuschi and L. Ciminiera, "Over-redundant digit sets and the design of digit-by-digit division units," IEEE Transactions on Computers, Vol. 43, No. 3, pp. 269–277, March 1994.

    Article  MATH  Google Scholar 

  19. M.D. Ercegovac and T. Lang, "On-the-fly conversion of redundant into conventional representations," IEEE Transactions on Computers, Vol. C-36, pp. 895–897, July 1987.

    Article  Google Scholar 

  20. H.R. Srinivas, K.K. Parhi, and Luis A Montalvo, "Radix 2 division with over-redundant quotient selection," IEEE Transactions on Computers, Vol. 46, No. 1, pp. 85–92, Jan. 1997.

    Article  Google Scholar 

  21. A. Svoboda, "An algorithm for division," Information Processing Machines, Vol. 9, pp. 183–190, March 1963.

    MathSciNet  Google Scholar 

  22. P. Montuschi and L. Ciminiera, "Reducing iteration time when result digit is zero for radix 2 SRT division and square root with redundant remainders," IEEE Transactions on Computers, Vol. 42, No. 2, pp. 239–246, Feb. 1993.

    Article  Google Scholar 

  23. C. Tung, "A division algorithm for signed-digit arithmetic," IEEE Transactions on Computers, Vol. 17, pp. 887–889, Sept. 1968.

    Article  MATH  Google Scholar 

  24. N. Burgess, "A fast division algorithm for VLSI," Proc. of IEEE International Conference on Computer Design: VLSI in Computers and Processors, Boston, MA, pp. 560–563, Oct. 1991.

  25. A. Vandemeulebroecke, E. Vanzieleghem, T. Denayer, and P.G.A. Jespers, "A new carry-free division algorithm and its application to a single-chip 1024-b RSA processor," IEEE Journal of Solid State Circuits, Vol. 25, No. 3, pp. 748–756, June 1990.

    Article  Google Scholar 

  26. M.D. Ercegovac and T. Lang, "Implementation of module combining multiplication, division, and square root," Proc. of the International Symposium on Circuits and Systems, pp. 150–153, 1989.

  27. L. Ciminiera and P. Montuschi, "Higher radix square rooting," IEEE Transactions on Computers, Vol. 39, No. 10, pp. 1220–1231, Oct. 1990.

    Article  MathSciNet  Google Scholar 

Download references

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Srinivas, H.R., Parhi, K.K. A Radix 2 Shared Division/Square Root Algorithm and its VLSI Architecture. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 21, 37–60 (1999). https://doi.org/10.1023/A:1008075621962

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008075621962

Keywords

Navigation