Skip to main content
SpringerLink
Log in

Hazard-Free Self-Timed Design: Methodology and Application to Asynchronous Routing in an Heterogeneous Parallel Machine

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

The goal of this research is to enable the actual building of parallel machines. The example chosen in this paper is a heterogeneous parallel machine with an intrinsic asynchronous behavior. An asynchronous router fully supports such a logical asynchronism. However, every parallel processor would exhibit asynchronism similar enough to warrant the study of a general methodology. The main part of the paper deals with an original method that ensures a hazard-free self-timed design assuming the worst conditions for robustness. Hazards are classified under three types. On top of logic hazards that resort to implementation, equation hazards are eliminated by an optimal covering. A new variable labelled state-trajectory is proposed: its integrity guarantees immunity to function hazards. The method was fruitfully applied to the VLSI CMOS implementation of the above-mentioned router. Peculiar fully customized cells were designed. Circuit-measured performances as well as some machine inner-communication performances are presented.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. V.I. Varshavsky, V.B. Marakhovsky, and R.A. Lashevsky, "Selftimed data transmission in massively parallel computing systems," Integrated Computer-Aided Engineering, Vol. 4, No. 1, pp. 47–65, Jan. 1997.

    Google Scholar 

  2. E. Senn, P. Fiorini, P. Hoffman, and T. Porcher, "Proposition pour une architecture hétérogène," RenPar6, 6èmes Rencontres Francophones du Parallélisme, June 1994.

  3. E. Senn and B. Zavidovique, "A self timed asynchronous router for an heterogeneous parallel machine," IEEE Proceedings of the Eighth Great Lakes Symposium on VLSI, Lafayette, Louisiana, pp. 161–167, Feb. 1998.

  4. P. Fiorini, "Réseaux d'interconnexion pour les architectures paralläles. Les delta-pyramides et le projet Phénix," Ph.D. thesis, Université de Paris-Sud, U.F.R. Scientifique d'Orsay, Dec. 1994.

  5. P. Fiorini, "Une étape dans la conception de l'architecture de la machine Phénix," Technical Report, DGA/CREA/ETCA, Labo SP, March 1994.

  6. P. Michaud. "Quel RISC pour Phénix?," Technical Report, DGA/CREA/ETCA, Labo SP, 1994.

  7. T.J. Chaney, "Measured flip-flop responses to marginal triggering," IEEE Trans. on Computers, Vol c-32, No. 12, Dec. 1983.

  8. C.W. Moon, P.R. Stephan, and R.K. Brayton, "Specification, synthesis, and verification of hazard-free asynchronous circuits," Journal of VLSI Signal Processing, Vol. 7, Nos. 1/2, pp. 85–100, Feb. 1994.

    Article  Google Scholar 

  9. C.W. Moon, P.R. Stephan, and R.K. Brayton, "Synthesis of hazard-free asynchronous circuits from graphical specifications," IEEE Proceedings of the International Conference on Computer-Aided Design, pp. 322–325, Nov. 1991.

  10. P.A. Beerel and T.H.-Y. Meng, "Automatic gate-level synthesis of speed-independent circuits," IEEE Proceedings of the International Conference on Computer-Aided Design, pp. 581–586, Nov. 1992.

  11. M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky, Concurrent Hardware: The Theory and Practice of Self-Timed Design, Series in Parallel Computing, JohnWiley & Sons, 1994.

  12. Tam-Anh Chu, "Synthesis of self-timed control circuits from graphs: An example," IEEE Proceedings of the International Conference on Computer Design, pp. 565–571, Oct. 1986.

  13. E. Senn, "Self-timed design: Methodology and application to the building of a communication processor for a parallel machine," Ph.D. thesis, Université de Paris-Sud, U.F.R. Scientifique d'Orsay, April 1998.

  14. A.J. Martin, "The limitation of delay-insensitivity in asynchronous circuits," Advanced Research in VLSI, MIT Press, 1990.

  15. T.H.-Y. Meng, R.W. Brodersen, and D.G. Messerschmitt, "Automatic synthesis of asynchronous circuits from high-level speci-fications," IEEE Transactions on Computer-Aided Design, Vol. 8, No. 11, pp. 1185–1205, Nov. 1989.

  16. F. Prosser, D. Winkel, and E. Brunvand, "A comparison of modular self-timed design styles," Technical Report TR 420, Computer Science, University of Indiana, March 1995.

  17. I.E. Sutherland, "Micropipelines," Communication of the ACM, Vol. 32, No. 6, June 1989.

Download references

Author information

Authors and Affiliations

  1. Laboratoire G.I.P., DGA/Centre Technique d'Arcueil, 94114, Arcueil Cedex, France

    Eric Senn

  2. Institut d'Electronique Fondamentale, Université Paris XI, 91405, Orsay Cedex, France

    Bertrand Zavidovique

Authors
  1. Eric Senn
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Bertrand Zavidovique
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Senn, E., Zavidovique, B. Hazard-Free Self-Timed Design: Methodology and Application to Asynchronous Routing in an Heterogeneous Parallel Machine. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 22, 197–215 (1999). https://doi.org/10.1023/A:1008129322583

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008129322583

Keywords

Search

Navigation