Abstract
A customized processor for real time image convolution has been designed to increase the performance of an instrument for automated cereal grain quality assessment. Image convolution requires an extensive amount of calculation capacity and a corresponding amount of data transfers, hard to achieve with standard processors in real time. Therefore, a tailored architecture with a streamlined dataflow has been developed with emphasis on a system design perspective. The designed processor has a sustained calculation capacity of >1 GMAC/s and on-chip line buffers reduce the amount of external data transfers. Hence, the complexity of the designed processor has been increased to gain a lower complexity of the complete system. To achieve powerful and versatile filtering the size of the programmable kernel functions have been maximized to 15 × 15.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P. Egelberg, O. Månsson, and C. Peterson, “Assessing cereal grain quality with a fully automated instrument using artificial neural networks processing of digitized color video images,” Proc. of the SPIE's Intl. Symp. on Photonic Sensors & Controls for Commercial Applications, 1994.
M. Torkelson, V. Öwall, and P. Egelberg, “A custom DSP for feature extraction with a calculation capacity of >1 GMAC/s and Low I/O Bandwidth,” Proc. of EMAC, 1997.
Texas Instruments, TMS320C80 (MVP) Technical Reference, http://www.ti.com/sc/docs/dsps/products/c8x/index.htm [On line], September 1999.
I. Zayas, Y. Pomeranz, and F.S. Lai, “Discrimination of wheat and nonwheat components in grain samples by image analysis,” Cereal Chem, Vol. 66, pp. 233–237, 1989.
M. Neuman, H.D. Sparistein, E. Schwedyk, and W.Q. Bushuk, “Discrimination of wheat class and variety by digital image analysis of whole grain samples,” J. of Cereal Science, Vol. 6, pp. 125–132, 1987.
J. Hertz, A. Krogh, and R.G. Palm, Introduction to the Theory of Neural Computation, Addison-Wesley, 1991.
D.E. Rumelhart and J.L. McClelland (Eds.), Parallel Distributed Processing: Explorations in the Microstructure of Cognition, MIT Press, Vol. 1, 1986.
J.S. Lim, Two-Dimensional Signal and Image Processing, Prentice-Hall, 1990.
W.K. Pratt, Digital Image Processing JohnWiley & Sons, 1991.
P.A. Ruetz and R.W. Brodersen, “Architectures and design techniques for real-time image-processing IC's,” IEEE J. of Solid-State Circuits, Vol. SC-22, No. 2, pp. 233–250, April 1987.
D. Marr, Vision, W.H. Freeman and Company, 1982.
J. Canny, “A computational approach to edge detection,” IEEE Trans. on Pattern Analysis and Machine Intelligence, Vol. PAMI-8, No. 6, pp. 679–698, 1986.
R.W. Berger, “VLSI structures for real-time image convolution,” Proc. of IEEE Intl. Conf. on Cybernetics and Society, pp. 676–679, 1985.
F. Jutand, N. Demassieux, and A. Artieri, “A new VLSI architecture for large kernel real time convolution,” Proc. of IEEE Intl. Conf. on Acoustics, Speech, and Signal Processing, pp. 921–924, 1990.
P.A. Ruetz, “The architectures and design of a 20-MHz realtime DSP chip set,” IEEE J. of Solid-State Circuits, Vol. 24, No. 2, pp. 338–348, April 1989.
Plessey semiconductors, CMOS Semi-Custom, CLA70000 ASIC Handbook, 1992.
V. Öwall, “Synthesis of controllers from a range of controller architectures,” Ph.D. thesis, Lund University, Sweden, Dec. 1994.
V. Öwall, P. Andreani, L. Brange, P. Nilsson, A. Wass, and M. Torkelson, “Custom DSP design of a GSM speech coder,” J. of VLSI Signal Processing, Vol. 11, No. 3, pp. 213–228, 1995.
P. Andreani, “An environment for application specific digital signal processor synthesis,” Tech. report, Lund University, Sweden, May 1993.
L. Brange and M. Torkelson, “A basic CAD-tool for module generation,” Proc. of ESSCIRC, 1989.
R.W. Brodersen (Ed.), Anatomy of a Silicon Compiler, Kluwer Academic Publishers, 1992.
C.B. Shung, R. Jain, K. Rimey, E. Wang, M.B. Srivastava, B.C. Richards, E. Lettang, S.K. Azim, L. Thon, P.N. Hilfinger, J.M. Rabaey, and R.W. Brodersen, “An integrated CAD system for algorithm-specific IC design,” IEEE Trans. of Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-10, pp. 447–463, April 1991.
M. Faulkner, T. Mattsson, and W. Yates, “Adaptive linearisation using pre-distortion,” Proc. of 40th IEEE Vehicular Technology Conf., 1990.
L. Sundström and M. Johansson, “Chip for linearisation of RF power amplifiers using digital predistortion,” Electronics Letters, Vol. 30, No. 14, pp. 1123–1124, July 1994.
Y. Rehnström, V. Öwall, M. Lenells, P. Ranstad, and M. Torkelson, “An algorithm specific DSP for automatic control of a high speed power converter,” Proc. of the Intl. Conf. on Signal Processing Applications & Technology, ICSPAT, 1995.
J.M. Rabaey, H. De Man, J. VanHoof, G. Goosens, and F. Catthoor, “CATHEDRAL-II: A synthesis system for multiprocessor DSP systems,” Silicon Compilation, Daniel D. Gajski (Ed.), Addison-Wesley, chap. 8, 1988.
L. E. Thon, K. Rimey, and L. Svensson, “From C to silicon,” in reference [21] chap. 17.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Öwall, V., Torkelson, M. & Egelberg, P. A Custom Image Convolution DSP with a Sustained Calculation Capacity of >1 GMAC/s and Low I/O Bandwidth. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 23, 335–350 (1999). https://doi.org/10.1023/A:1008149219531
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008149219531