Abstract
In this paper is reported a Cellular Nonlinear Network Universal Machine realization where there are 176 × 144 active cells. The size of the network is the standardized QCIF video image format and the design is aimed to be used in segmenting video images in future video applications requiring very low bit-rate for image transmission. The achieved cell density is 3000 cells/mm2 with a 0.25 micron standard digital CMOS process. Different building blocks inside the cell are given in detail and also the other implemented circuitry is thoroughly discussed. The physical realization of the design is also reported.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
L.O. Chua and L. Yang, “Cellular neural networks: Theory,” IEEE Transactions on Circuits and Systems, Vol. 35, pp. 1257–1272, 1988.
T. Roska and L.O. Chua, “The CNN universal machine: An analogic array computer,” IEEE Transactions on Circuits and Systems-II, Vol. 40, pp. 163–146, 1993.
A. Stoffels, T. Roska, and L.O. Chua, “Object-oriented image analysis for very-low-bitrate video-coding systems using the CNN universal machine,” International Journal of Circuit Theory and Applications, Vol. 25, pp. 235–258, 1997.
A. Paasio, “Integration of cellular nonlinear network universal machine,” Ph.D. dissertation, Helsinki University of Technology, Espoo, 118 pages, 1999.
R. Dominguez-Castro, S. Espejo, A. Rodriguez-Vazquez, R. Carmona, P. Fõldesy, A. Zarandy, P. Szolgay, T. Sziranyi, and T. Roska, “A 0.8 µm CMOS 2-D programmable mixedsignal focal-plane array processor with on-chip binary imaging and instructions storage,” IEEE Journal of Solid-State Circuits, Vol. 32, pp. 1013–1026, 1997.
P. Kinget and M. Steyaert, “Analog VLSI integration of massive parallel processing systems,” Kluwer Academic Publishers, Dordrecht, The Netherlands, 228 pages, 1997.
J.M. Cruz and L.O. Chua, “A 16 × 16 cellular neural network universal chip: The first complete single-chip dynamic computer array with distributed memory and with gray-scale input-output,” Analog Integrated Circuits and Signal Processing, Vol. 15, pp. 227–237, 1998.
M. Salerno, F. Sargeni, and V. Bonaiuto, “A 6 × 6 cells interconnection-oriented programmable chip for CNN,” Analog Integrated Circuits and Signal Processing, Vol. 15, pp. 239–250, 1998.
M. Anguita, F.J. Pelayo, E. Ros, D. Palomar, and A. Prieto, “Focal-plane and multiple chip VLSI approaches to CNNs,” Analog Integrated Circuits and Signal Processing, Vol. 15, pp. 263–275, 1998.
A. Paasio and A. Dawidziuk, “CNN template robustness with different output nonlinearities,” accepted to the International Journal of Circuit Theory and Applications.
A. Paasio, A. Dawidziuk, K. Halonen, and V. Porra, “Minimum size 0.5 Micron CMOS programmable 48 by 48 CNN test chip,” European Conference on Circuit Theory & Design, Budapest, pp. 154–156, 1997.
A. Paasio, A. Kananen, and K. Halonen, “A new cell output nonlinearity for dense cellular nonlinear network integration,” to be submitted to CAS-I in January 99.
A. Paasio, A. Dawidziuk, K. Halonen, and V. Porra, “Fast and compact 16 by 16 CNN implementation,” Analog Integrated Circuits and Signal Processing, Vol. 12, pp. 58–69, 1997.
M. Laiho, A. Kananen, and A. Paasio, “CNN template library for positive range high gain nonlinearity,” Version 1.0, Electronic Circuit Design Laboratory, Helsinki University of Technology, 1999.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Paasio, A., Kananen, A., Halonen, K. et al. A QCIF Resolution Binary I/O CNN-UM Chip. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 23, 281–290 (1999). https://doi.org/10.1023/A:1008188900876
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008188900876