Skip to main content
Log in

Fundamentals of MCM Testing and Design-for-Testability

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Products motivated by performance-driven and/or density-driven goals often use Multi-Chip Module (MCM) technology, even though it still faces several challenging problems that need to be resolvedbefore it becomes a widely adopted technology. Among its mostchallenging problems is achieving acceptable MCM assembly yieldswhile meeting quality requirements. This problem can be significantlyreduced by adopting adequate MCM test strategies: to guarantee thequality of incoming bare (unpackaged) dies prior to module assembly;to ensure the structural integrity and performance of assembled modules; and to help isolate the defective parts and apply the repair process.

This paper describes today‘s MCM test problems and presents thecorresponding test and design-for-testability (DFT) strategies usedfor bare dies, substrates, and assembled MCMs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. E.S. Kuh, Multichip Modules, World Scientific Publishing Co., Singapore, 1992.

    Google Scholar 

  2. T. Damarla, M.J. Chung, W. Su, and G.T. Michael, “Faulty Chip Identification in a Multi-Chip Module System,” Proc. IEEE VISI Test Symposium, 1996, p. 254.

  3. G. Messner, I. Turlik, J.W. Balde, and P.E. Garrou, “Thin Film Mutichip Modules,” A Technical Monograph of the International Society for Hybrid Microelectronics, Ch. 13, pp. 487–592, 1992.

  4. Y. Zorian, “A Universal Testability Strategy for Multi-Chip Modules Based on BIST and Boundary Scan,” Proceedings of IEEE Int’l Conf. on Computer Design, Cambridge, 1992, pp. 59–66.

  5. A. Flint, “Testing Multichip Modules,” IEEE Spectrum, pp. 59–62, March 1994.

  6. Y. Zorian, “A Structured Testability Approach for Multi-Chip Modules Based on BIST and Boundary-Scan,” IEEE Trans. on Components, Packaging, and Manufacturing Technology: Advanced Packaging, Part B, Vol. 17, No.3, pp. 283, Aug. 1994.

    Google Scholar 

  7. A.E. Gattiker and W. Maly, “Smart Substrate MCMs,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 39–53, Feb. 1997.

    Google Scholar 

  8. A. Flint, “MCM Test Strategy Synthesis from Chip Test and Board Test Approaches,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 65–76, Feb. 1997.

    Google Scholar 

  9. C.F. Murphy, M.S. Abadir, and P.A. Sandborn, “Economic Analysis of Test Process Flows for Multichip Modules Using Known Good Die,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 151–166, Feb. 1997.

    Google Scholar 

  10. Y. Zorian and H. Bederr, “An Effective Multi-Chip BIST Scheme,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 87–95, Feb. 1997.

    Google Scholar 

  11. N. Jarwala, “Designing ‘Dual Personality’ IEEE 1149.1 Compliant Multichip Modules,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 77–86, Feb. 1997.

    Google Scholar 

  12. K.E. Posse, “A Formalization of the IEEE 1149.1-1990 Diagnositic Methodology as Applied to Multichip Modules,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 119–125, Feb. 1997.

    Google Scholar 

  13. P. Nagvajara, J. Lin, P. Nilagupta, and C. Wang, “Multichip Module Diagnosis by Product-code Signatures,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 127–136, Feb. 1997.

    Google Scholar 

  14. J.A. Jorgenson and R.J. Wagner, “Design-for-Test in a Multiple Substrate Multichip Module,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 97–101, Feb. 1997.

    Google Scholar 

  15. T. Storey and B. McWilliam, “A Test Methodology for High Performance MCMs,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 109–118, Feb. 1997.

    Google Scholar 

  16. L. Gilg, “Known Good Die,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 15–25, Feb. 1997.

    Google Scholar 

  17. V.D. Agarwal, C.J. Lin, P.W. Rutkowski, S. Wu, and Y. Zorian, “Built-In Self-Test for Digital Integrated Circuits,” AT&T Technical Journal, Vol. 73, pp. 30–39, March/April 1994.

    Google Scholar 

  18. D.C. Keezer, “Bare Die Testing andMCM Probing Techniques,” Proc. IEEE Multi-Chip Module Conference (MCMC), March 1992, pp. 20–23.

  19. B. Vasquez, D. VanOverloop, and S. Lindsey, “Known-Good-Die Technologies on The Horizon,” Proc. of IEEE VLSI Test Symposium, April 1994, pp. 356–359.

  20. L. Roszel, “MCM Foundary Test Methodology and Implementation,” Proc. IEEE International Test Conference, Oct. 1993, pp. 369–372.

  21. M. Swaminathan, B. Kim, and A. Chatterjee, “A Survey of Test Techniques for MCM Substrates,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 27–38, Feb. 1997.

    Google Scholar 

  22. R. Schmid, R. Schmitt, M. Brunner, O. Gessner, and M. Sturm, “Electron Beam Probing—A Solution for MCM Test and Failure Analysis,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 55–63, Feb. 1997.

    Google Scholar 

  23. D.A. Doane and P.D. Franzon, Multi-Chip Module Technologies and Alternative—The Basics, van Nostrand Reinhold, N.Y., 1993, Ch. 13, pp. 615–658.

    Google Scholar 

  24. P.R. Mukund and J.F. McDonald, “MCM: The High-Performance Electronic Packaging Technology,” IEEE Computer Magazine—Special Issue, April 1993.

  25. K.E. Posse, “A Design-for-Testability Architecture for Multi-chip Modules,” IEEE Int’l Test Conference, Oct. 1991, pp. 113–121.

  26. J. Bond, “Test Dominates MCM Assembly,” Test & Measurement World, pp. 59–64, March 1992.

  27. M. Tegethoff, “Simulation Techniques for the Manufacturing Test of MCMs,” Journal of Electronic Testing: Theory and Applications, Vol. 10, pp. 137–149, Feb. 1997.

    Google Scholar 

  28. “IEEE Standard Test Access Port and Boundary-Scan Architecture,” IEEE Std. 1149.1-1990, IEEE Standards Office, NJ, May 1990.

  29. S.C. Hilla, “Boundary-Scan Testing for MultiChip Modules,” Proc. IEEE ITC, 1992, pp. 224–231.

  30. K. Sasidhar, A. Chatterjee, and Y. Zorian, “Optimal Multi-Chain Relay Testing Scheme for MCMs on Large-Area Substrates,” Proc. Int. Test Conf., 1996, pp. 818–827.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Zorian, Y. Fundamentals of MCM Testing and Design-for-Testability. Journal of Electronic Testing 10, 7–14 (1997). https://doi.org/10.1023/A:1008204009421

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008204009421

Navigation