Skip to main content
SpringerLink
Log in

Smart Substrate MCMs

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper presents a cost-based assessment of the effectiveness of Smart Substrate MCM Systems. A Smart Substrate MCM System is one in which the substrate contains active circuitry for carrying out testing functions. The feasibility of using this approach is investigated. The Smart Substrate strategy is compared to an alternative approach based on the assumption that system components are perfect (“Known Good Die (KGD)” approach). The obtained results identify the domain of applicability of Smart substrate MCMs and point to limitations of the KGD approach.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. J. Hagge and R. Wagner, “High-Yield Assembly of Multichip Modules Through Known-Good IC's and Effective Test Strategies,” Proceedings of the IEEE, Dec. 1992, Vol. 80, No.12, pp. 1965–1994.

  2. W. Maly, D. Feltham, A. Gattiker, M. Hobaugh, K. Backus, and M. Thomas,“Multi-Chip Module Smart Substrate System,” IEEE Design and Test of Computers, Vol. 11, No.2, pp. 64–73, June 1994.

    Google Scholar 

  3. J. McDonald, E. Rogers, K. Rose, and A. Steckl,“The Trials of Wafer Scale Integration,” IEEE Spectrum, Vol. 21, No.10, pp. 32–39, Oct. 1984.

    Google Scholar 

  4. S. Tewksbury, Wafer Level System Integration: Implementation Issues, Kluwer Academic Press, Norwell, Mass., 1989.

    Google Scholar 

  5. W. Maly,“Prospects for WSI: A Manufacturing Perspective,” Computer, Vol. 25, No.4, pp. 58–65, April 1992.

    Google Scholar 

  6. A. Gattiker, W. Maly, and M. Thomas,“Are There Any Alternatives to Known Good Die?,” Proc. IEEE Multichip Module Conference, March 1994, pp. 102–107.

  7. A. Gattiker and W. Maly,“Feasibility Study of Smart Substrate Multichip Modules,” Proc. IEEE International Test Conference, Oct. 1994, pp. 41–49.

  8. Embedded Controllers Databook, National Semiconductor Corp., Santa Clara, CA, pp. 2-307–2-315, 1992.

  9. IEEE Standard 1149.1, “Standard Test Access Port and Boundary-Scan Architecture,” IEEE Standards Board, Piscataway, N.J., 1990.

    Google Scholar 

  10. Y. Zorian, “A Universal Testability Strategy for MultiChip Modules Based on BIST and Boundary-Scan,” IEEE International Conference on Computer Design, Oct. 1992, pp. 59–65.

  11. W. McClean (ed.), “Mid-Term 1991 Status and Forecast of the Industry,” Integrated Circuit Engineering Corporation, 1991.

  12. I. Saadat, M. Thomas, A. Gattiker, and W. Maly,“Design of Manufacturing Strategy with Wafer Cost Estimation,” Extended Abstracts of Proc. International Symposium on Semiconductor Manufacturing, June 1994, pp. 57–60.

  13. W. Maly and P. Nigh, “Built-in Current Testing: A Feasibility Study,” Proc. of the 1988 ICCAD, Nov. 1988, pp. 340–343.

Download references

Author information

Authors and Affiliations

  1. Department of Electrical & Computer Engineering, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA, 15213

    Anne E. Gattiker & Wojciech Maly

Authors
  1. Anne E. Gattiker
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Wojciech Maly
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Gattiker, A.E., Maly, W. Smart Substrate MCMs. Journal of Electronic Testing 10, 39–53 (1997). https://doi.org/10.1023/A:1008218414112

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008218414112

Search

Navigation