Skip to main content
Log in

A Bist Scheme for Non-Volatile Memories

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

A new BIST scheme for on-chip testing of non-volatile memories and based on signature analysis is presented. The signature of the whole memory, whose content can be changed selectively by the user, is dynamically self-learned by the memory and it is saved in a dedicated memory location. Either such a signature can be externally compared with the expected one in order to check for the programming operation, or it can be used for comparison purposes when data retention must be self-tested.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A.J. van de Goor, Testing Semiconductor Memories, John Wiley & Sons, 1991.

  2. S. Aritome, R. Shirota, G. Hemink, T. Endoh, and F. Masuoka, “Reliability Issues of Flash Memory Cells,” Proc. of the IEEE, May 1993, Vol. 81, pp. 776–788.

  3. B. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley, 1989.

  4. P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, John Wiley & Sons, 1987.

  5. B. Prince, “Challenges in Memory—Logic Integration,” Proc. of IEEE Int. Workshop on Memory Technology, Design and Testing, 1995, pp. 2–7.

  6. Y. Zorian and A. Ivanov, “EEODM: An Effective BIST Scheme for ROMs,” Proc. of IEEE Int. Test Conf., 1990, pp.871–879.

  7. P. Olivo, M. Damiani, and B. Riccò, “Aliasing Minimization in Signature Analysis Testing,” Proc. of IEEE Eur. Test Conf., Apr. 1993, pp. 451–456.

  8. S.W. Golomb, Shift-Register Sequences, Holden-Day, San Francisco, 1967.

  9. M. Damiani, P. Olivo, and B. Riccò, “Analysis and Design of Linear Finite State Machine for Signature Analysis Testing,” IEEE Transaction on Computer, Vol. C-40, pp. 1034–1045, Sep. 1991.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Olivo, P., Dalpasso, M. A Bist Scheme for Non-Volatile Memories. Journal of Electronic Testing 12, 139–144 (1998). https://doi.org/10.1023/A:1008246209762

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008246209762

Navigation