Abstract
Simulation at the gate level is computationally very expensive.Parallel processing is one technique to reduce simulation time.Possessing knowledge of the distribution of computational activity insimulation can aid in parallelizing it efficiently. We present a newcharacterization of the distribution of the computational workload infault simulation. An empirical analysis shows that the workloaddistribution is circuit specific, and is largely independent of thevector set being simulated. An inexpensive method to predict theworkload distribution is also discussed.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
P. Banerjee, Parallel Algorithms for VLSI Computer Aided Design, Prentice-Hall, Englewood Cliffs, NJ, 1994.
V.D. Agrawal and S.T. Chakradhar, “Logic Simulation and Parallel Processing,” Proc.ICCAD, Santa Clara, CA, 1990, pp. 496–499.
R.B. Mueller-Thuns, D.G. Saab, R.F. Damiano, and J.A. Abraham, “VLSI Logic and Fault Simulation on General-Purpose Parallel Computers,” IEEE Transactions on Computer-Aided Design, Vol. 12, No.3, pp. 446–460, March 1993.
S. Patil and P. Banerjee, “Performance Trade-offs in a Parallel Test Generation/Fault Simulation Environment,” IEEE Transactions on Computer-Aided Design, Vol. 10, No.12, pp. 1542–1558, Dec. 1991.
V. Narayanan and V. Pitchumani, “Fault Simulation on Massively Parallel SIMD Machines Algorithms, Implementations and Results,” Journal of Electronic Testing: Theory and Applications, Vol. 3, pp. 79–92, 1992.
S.E. Tai and D. Bhattacharya, “Pipelined Fault Simulation on Parallel Machines Using the Circuit Flow Graph,” Proc. IEEE Int. Conf. Comput. Design, Cambridge, MA, 1993, pp. 564–567.
M.B. Amin and B. Vinnakota, “Data Parallel Fault Simulation,” Proc. Int. Conf. Comp. Des., Austin, Texas, Oct. 1995, pp. 610–615.
J.A. Waicukauski et al., “Fault Simulation for Structured VLSI,” VLSI Systems Design, Vol. 6, No.12, pp. 20–32, Dec. 1985.
N. Gouders and R. Kaibel, “Paris: AParallel Pattern Fault Simulator for Synchronous Sequential Circuits,” Proc. ICCAD, Santa Clara, CA, 1991, pp. 542–545.
T.M. Nierman, W.T. Cheng, and J.H. Patel, “PROOFS: A Fast Memory Efficient Sequential Circuit Fault Simulator,” IEEE Transactions on Computer-Aided Design, Vol. 11, No.2, pp. 198–207, 1992.
F. Brglez, D. Bryan, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,” Proc. Int. Symp. Circ. Syst., Portland, OR, 1989, pp. 1929–1934.
H.K. Lee and D.S. Ha, “On the Generation of Test Patterns for Combinational Circuits,” Tech. Rep. Technical Report No. 12-93, Virginia Polytechnic Institute and State University, 1993.
M.B. Amin and B. Vinnakota, “Workload Distribution in Fault Simulation,” Technical Report, Dept. of Elec. Eng., Univ. of Minnesota, 1996.
M.B. Amin and B. Vinnakota, “Fault Parallel Sequential Circuit Simulation,” Proc. Int. Symp. Circ. and Sys., Atlanta, GA, 1996, pp. 511–515.
M.B. Amin and B. Vinnakota, “Zambezi: AParallel Pattern Parallel Fault Sequential Circuit Fault Simulator,” Proc. VLSI Test Symposium, Princeton, NJ, 1996, pp. 438–443.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Amin, M.B., Vinnakota, B. Workload Distribution in Fault Simulation. Journal of Electronic Testing 10, 277–282 (1997). https://doi.org/10.1023/A:1008275810655
Issue Date:
DOI: https://doi.org/10.1023/A:1008275810655