Skip to main content
Log in

On Design Validation Using Verification Technology

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Despite great advances in the area of Formal Verification during the last ten years, simulation is currently the primary means for performing design verification. The definition of an accurate and pragmatic measure for the coverage achieved by a suite of simulation vectors and the related problem of coverage directed automatic test generation are of great importance. In this paper we introduce a new set of metrics, called the Event Sequence Coverage Metrics (ESCMs). Our approach is based on a simple and automatic method to extract the control flow of a circuit so that the resulting state space can be explored for validation coverage analysis and automatic test generation. During simulation we monitor, in addition to state and transition coverage, whether certain control event sequences take place or not. We then combine formal verification techniques, using BDDs as the underlying representation, with traditional ATPG and behavioral test generation techniques to automatically generate additional sequences which traverse uncovered parts of the control state graph, or exercise an uninstantiated control event sequence.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Y.V. Hoskote, D. Moundanos, and J.A. Abraham, “Automatic Extraction of the Control Flow Machine and Application to Evaluating Coverage of Verification Vectors,” Proc. ICCD, 1995, pp. 532–537.

  2. R. Ho and M. Horowitz, “Validation Coverage Analysis for Complex Digital Designs,” Proc. ICCAD, 1996, pp. 146–151.

  3. J. Burch, E. Clarke, K. McMillan, and D. Dill, “Sequential Circuit Verification Using Symbolic Model Checking,” Proc. 27th DAC, 1990, pp. 46–51.

  4. D. Moundanos, J.A. Abraham, and Y.V. Hoskote, “Abstraction Techniques for Validation Coverage Analysis and Test Generation,” IEEE Transactions on Computers,Vol. 47, No. 1, pp. 2–14, 1998.

    Google Scholar 

  5. R. Ho, C. Yang, M. Horowitz, and D. Dill, “Architecture Validation for Processors,” Proc. 22nd International Symposium on Computer Architecture, 1995, pp. 404–413.

  6. D. Geist, M. Farkas, A. Landver, Y. Lichtenstein, S. Ur, and Y. Wolfsthal, “Coverage-Directed Test Generation Using Symbolic Techniques,” Proc. Formal Methods in CAD, 1996.

  7. M. Pierre, S. Yang, and D. Cassiday, “Functional VLSI Design Verification Methodology for the CM-5 Massively Parallel Supercomputer,” Proc. ICCD, 1992, pp. 430–435.

  8. S. Devadas, A. Ghosh, and K. Keutzer, “An Observability-Based Code Coverage Metric for Functional Simulation,” Proc. ICCAD, 1996, pp. 418, 425.

  9. K. Cheng and A. Krishnakumar, “Automatic Functional Test Generation Using the Extended Finite State Machine Model,” Proc. 30th DAC, 1993, pp. 86–91.

  10. A. Chandra, V. Ivengar, D. Jameson, R. Jawalekar, I. Nair, B. Rosen, M. Mullen, J. Yoon, R. Armoni, D. Geist, and Y. Wolfsthal, “AVPGEN-A Test Generator for Architecture Verification,” IEEE Transactions on VLSI Systems, Vol. 3, No. 2, pp. 188–200, 1995.

    Google Scholar 

  11. K.D. Jones and J.P. Privitera, “The Automatic Generation of Functional Test Vectors for Rambus Designs,” Proc.DAC, 1996, pp. 415–420.

  12. M. Abadir and H. Reghbati, “Functional Specification and Testing of Logic Circuits,” Comp. and Math. with Appls., Vol. 11, No. 12, pp. 1143–1153, 1985.

    Google Scholar 

  13. P. Chung, Y. Wang, and I. Hajj, “Diagnosis and Correction of Logic Design Errors in Digital Circuits,” Proc. 30th DAC, 1993, pp. 503–508.

  14. S. Kang and S. Szygenda, “Design Validation: Comparing Theoretical and Empirical Results of Design Error Modeling,” IEEE Design and Test, 1994, pp. 18–26.

  15. Y.V. Hoskote, “Formal Techniques for Verification of Synchronous Sequential Circuits,” Ph.D. Dissertation, ECE Dept., UT Austin, 1995.

    Google Scholar 

  16. T.M Niermann and J.H. Patel, “HITEC:A Test Generation Package for Sequential Circuits,” Proc. of EDAC, 1991, pp. 214–218.

  17. S.-Y. Huang, K.-T. Cheng, and K.-C. Chen, “AQUILA: An Equivalence Verifier for Large Sequential Circuits,” Proc. of Asia-Pacific DAC, 1997.

  18. W. Cullyer, “Implementing Safety-Critical Systems: The Viper Microprocessor,” VLSI Specification, Verification and Synthesis, G. Birtwistle and P. Subrahmanyam (Eds.), Kluwer Ac., 1988, pp. 1–26.

  19. D. Saab, Y. Saab, and J.A. Abraham, “Cris: A Test Cultivation Program for Sequential VLSI Circuits,” Proc. ICCAD, 1992, pp. 216–219.

  20. Jian Shen and J.A. Abraham, “Native Mode Functional Test Generation fot Microprocessors With Application to Self Test and Design Validation,” Proc. ITC, 1998, pp. 990–999.

  21. D. Moundanos, J.A. Abraham, and Y.V. Hoskote, “A Unified Framework for Design Validation and Manufacturing Test,” Proc. ITC, 1996, pp. 875–884.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Moundanos, D., Abraham, J.A. On Design Validation Using Verification Technology. Journal of Electronic Testing 15, 173–189 (1999). https://doi.org/10.1023/A:1008300821561

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008300821561

Navigation