Abstract
The purpose of this paper is to develop a global design for test methodology for testing a core-based system in its entirety. This is achieved by introducing a “bypass” mode for each core by which the data can be transferred from a core input port to the output port without interfering the core circuitry itself. The interconnections are thoroughly tested because they are used to propagate test data (patterns or signatures) in the system. The system is modeled as a directed weighted graph in which the accessibility (of the core input and output ports) is solved as a shortest path problem. Finally, a pipelined test schedule is made to overlap accessing input ports (to send test patterns) and output ports (to observe the signatures). The experimental results show higher fault coverage and shorter test time.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
S. Bhatia, T. Gheewala, and P. Varma, “A Unifying Methodology for Intellectual Property and Custom Logic Testing,” Proc. of the International Test Conference, Oct. 1996, pp. 639–648.
K. De, “Test Methodology for Embedded Cores Which Protects Intellectual Property,” VLSI Test Sym. (VTS-97), pp. 2–9, May 1997.
B. Koenemann and K. Wagner, “TestSockets: A Framework for System-On-Chip Design,” White Paper, LogicVision Inc., April 1997.
VSI Alliance, Architecture Document, Version 1.0, 1997.
N. Touba and B. Pouya, “Testing Embedded Cores Using Partial Isolation Rings,” VLSI Test Sym. (VTS-97), May 1997, p. 1016.
R. Chandramouli and S. Pateras, “Testing Systems on a Chip,” IEEE Spectrum, pp. 42–47, Nov. 1996.
V. Immaneni and S. Raman, “Direct Access Test Scheme—Design of Block and Core Cells for Embedded ASICs,” Intern. Test Conf. (ITC-90), Oct. 1990, pp. 488–492.
M. Abadir and M. Breuer, “A Knowledge Based System for Designing Testable VLSI Chips,” IEEE Design & Test of Computers, Vol. 2, No. 4, pp. 56–68, Aug. 1985.
E. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouter, “A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores,” Proceedings of ITC Conference, Oct. 1998.
E. Marinissen, “A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores,” Proceedings of ITC Conference, Oct. 1998.
Compass Design Automation, “User Manuals for COMPASS VLSI V8R4.4,” Compass Design Automation, Inc., 1993.
H. Stone, High Performance Computer Architecture, Addison Wesley, 1990.
G. DeMicheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994.
J. Bondy and U. Murty, Graph Theory With Applications, American Elsevier Publishing Co., 1976.
H. Harmanani, C. Papachristou, S. Chiu, and M. Nourani, “SYNTEST: An Environment for System-Level Design for Test,” Proc. EURO-DAC 92, Sept. 1992.
AT&T, “User Manuals for GENTEST_S 2.0,” AT&T Bell Laboratories, 1993.
D. Gajski, N. Dutt, A. Wu, and S. Lin, High-Level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers: Boston, MA, 1992.
S. Kung, H. Whitehouse, and T. Kailath, VLSI and Modern Signal Processing, Prentice-Hall, 1985.
M. Nourani, J. Carletta, and C. Papachristou, “A Scheme for Integrated Controller-Datapath Fault Testing,” Proceedings of the 34th Design Automation Conference, Anaheim, California, June 1997, pp. 546–551.
R.C. Aitken, “Finding Defects with Fault Models,” Proc. of the International Test Conference, Oct. 1995, pp. 498–505.
H.B. Bakoglu, Circuits, Interconnections and Packaging for VLSI, Addison Wesley, 1990.
F.P.M. Beenker, R.G. Bennetts, and A.P. Thijssen, Testability Concepts for Digital ICs, The Macro Test Approach, Kluwer Acad. Publishers, 1995.
J. Carletta and C. Papachristou, “Testability Analysis and Insertion for RTL Circuits Based on Pseudorandom BIST,” Proc. of the 1995 IEEE Intl. Conf. on Computer Design, Oct. 1995.
C. Papachristou and J. Carletta, “Test Synthesis in the Behavioral Domain,” Proc. of the International Test Conference, Oct. 1995, pp. 693–702.
J. Rajski and J. Tyszer, “Test Responses Compaction in Accumulators with Rotate Carry Adders,” IEEE Trans. on CAD, Vol. 12, pp. 531–539, April 1993.
M. Smith, Application Specific Integrated Circuits, Addison-Wesley, 1997.
VLSI Technology, 0.8-Micron CMOS VSC450 Portable Library, VLSI Technology, Inc., 1993.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Nourani, M., Papachristou, C. Structural Fault Testing of Embedded Cores Using Pipelining. Journal of Electronic Testing 15, 129–144 (1999). https://doi.org/10.1023/A:1008340519743
Issue Date:
DOI: https://doi.org/10.1023/A:1008340519743