Skip to main content
Log in

Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In order to reduce IDDQ testing time, it is important to reduce the number of IDDQ measurement vectors, because IDDQ measurement is a time-consuming process. For obtaining minimum number of IDDQ measurement vectors for sequential circuits, fault simulation needs to be performed without fault-dropping, thus requiring very high simulation time. In this paper we propose algorithms to select small number of IDDQ measurement vectors. The proposed algorithms can concurrently simulate multiple faults and use heuristics for selection of IDDQ measurement vectors to reduce simulation time. Experimental results are presented to demonstrate the effectiveness of the proposed method.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. R.S. Reddy, I. Pomeranz, S.M. Reddy, and S. Kajihara, “Compact Test Generation for Bridging Faults under IDDQ Testing,” Proc. VLSI Test Symp., 1995, pp. 310-316.

  2. U. Mahlstedt, J. Alt, and M. Heinitz, “CURRENT: A Test Generation System for IDDQ Testing,” Proc. VLSI Test Symp., 1995, pp. 317-323.

  3. H. Kondo and K.-T. Cheng, “Driving Toward Higher IDDQ Test Quality for Sequential Circuits: A Generalized Fault Model and Its ATPG,” Dig. Int. Conf. on Computer-Aided Design, 1996, pp. 228-232.

  4. H. Kondo and K.-T. Cheng, “An Efficient Compact Test Generator for IDDQ Testing,” Proc. Asian Test Symp., 1996, pp. 177-182.

  5. T. Shinogi and T. Hayashi, “A Simple and Efficient Method for Generating Compact IDDQ Test Set for Bridging Faults,” Proc. VLSI Test Symp., 1998, pp. 112-117.

  6. Y. Higami, K.K. Saluja, and K. Kinoshita, “Static Test Compaction forIDDQTesting of Sequential Circuits,” Dig. Int.Workshop on IDDQ Testing, 1998, pp. 9-13.

  7. W. Mao and R.K. Gulati, “QUIETEST: A Methodology for Selecting IDDQ Test Vectors,” Journal of Electronic Testing: Theory and Applications, Vol. 4, pp. 349-357, 1992.

    Google Scholar 

  8. S. Chakravarty and P.J. Thadikaran, “Algorithm to Select IDDQ Measurement Points to Detect Bridging Faults,” Journal of Electronic Testing: Theory and Applications, Vol. 8, pp. 275-285, 1996.

    Google Scholar 

  9. Y. Higami, K.K. Saluja, and K. Kinoshita, “Efficient Techniques for Reducing IDDQ Observation Time for Sequential Circuits,” Proc. VLSI Design Conf., 1999, pp. 72-77.

  10. S. Chakravarty and P.J. Thadikaran, “Simulation and Generation of IDDQ Tests for Bridging Faults in Combinational Circuits,” Proc. VLSI Test Symp., 1993, pp. 25-32.

  11. T. Lee, I.N. Hajj, E.M. Rundnick, and J.H. Patel, “Genetic-Algorithm-Based Test Generation for Current Testing of Bridging Faults in CMOS VLSI Circuits,” Proc. VLSI Test Symp., 1996, pp. 456-462.

  12. Y. Higami, T. Maeda, and K. Kinoshita, “Sequential Circuit Test Generation for IDDQ Testing of Bridging Faults,” Dig. Int. Workshop on IDDQ Testing, 1997, pp. 12-16.

Download references

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Higami, Y., Takamatsu, Y., Saluja, K.K. et al. Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits. Journal of Electronic Testing 16, 443–451 (2000). https://doi.org/10.1023/A:1008360430959

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008360430959

Navigation