Skip to main content
Log in

Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Partial reset has been shown to have significant impact on test generation for sequential circuits in a stored-pattern test application environment. In this paper, we explore the use of partial reset in fault-independent testing and built-in self-test (BIST) of non-scan sequential circuits. We select a subset of flip-flops in the circuit to be resetable to logic one or zero during the application of the test vectors. The resetting is performed with random frequency. The selection of the flip-flops and the reset polarity is based on fault-propagation analysis, which determines the impact of a selected flip-flop on fault propagation from the circuits structure. Application of partial reset as described above yields an average improvement of 15% in fault-coverage for sequential circuits resistant to random pattern testing. To further enhance testability, we also present a methodology for selecting observable test points based on propagation of switching activity. Overall, high fault coverages (about 97%) are obtained for many of the ISCAS89 benchmark circuits. Thus, partial reset BIST provides a low cost alternative for testing sequential circuits when scan design is unacceptable due to area and/or delay constraints. The routing overhead for implementing BIST is seen to be about 6%.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. P.H. Bardell and W.H. McAnney, “Parallel Pseudorandom Sequences for Built-In Test,” Proc. Int. Test Conf., November 1982, pp. 200–204.

  2. B. Konemann, J. Mucha, and G. Zwiehoff, “Built-In Logic Block Observation Technique,” Proc. Int. Test Conf., October 1979, pp. 37–41.

  3. A. Krasniewski and S. Pilarski, “Circular Self-Test Path: A Low-Cost BIST Technique for VLSI Circuits,” IEEE Trans. on Computer-Aided Design, Vol 8, No 1, pp 46–55, January 89.

  4. C. Lin, Y. Zorian, and S. Bhawmik, “Integration of Partial Scan and Built-In Self Test,” Journal of Electronic Testing: Theory and Applications, Vol. 12, pp. 125–137, 1995.

    Google Scholar 

  5. I. Pomeranz and S.M. Reddy, “On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation,” IEEE Trans. Comput., Vol. 43, pp. 1100–1105, September 1994.

    Google Scholar 

  6. P. Parikh and M. Abramovici, “Testability-Based Partial Scan Analysis,” Journal of Electronic Testing: Theory and Applications, Vol. 7, pp. 61–70, 1995.

    Google Scholar 

  7. B. Mathew and D. Saab, “Augmented Partial Reset,” Proc. ICCAD, 1993, pp. 716–719.

  8. M. Soufi, Y. Savaria, and B. Kaminska, “On Using Partial Reset for Pseudo-Random Testing,” Proc. ISCAS, Vol. 2, April 1995, pp. 949–952.

  9. H.T. Nguyen, R. Roy, and A. Chatterjee, “Impact of Partial Reset on Fault-Independent Testing and BIST,” Proc. IEEE Int. Conf. on VLSI Design, January 1997, pp. 537–539.

  10. K. Cheng and V. Agrawal, “A Partial Scan Method for Sequential Circuits with Feedback,” IEEE Trans. on Comput., Vol. 39, pp. 544–548, April 1990.

  11. D. Saab, Y. Saab, and J. Abraham, “CRIS: A Test Cultivation Program for Sequential VLSI Circuits,” Proc. of ICCAD, 1992, pp. 216–219.

  12. S. Dey, M. Potkonjak, and R.K. Roy, “Exploiting hardwaresharing in high level synthesis for partial scan,” Proc. Intl. Conf. Computer Aided Design (ICCAD-93), 1993, pp. 20–25.

  13. F. Brglez, D. Bryan, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,” Proc. Int. Sym. on Circuits and Systems, 1989, pp. 1929–1934.

  14. T.M. Niermann and J.H. Patel, “HITEC: ATest Generation Package for Sequential Circuits,” Proc. European Design Automation Conf. (EDAC), 1991, pp. 214–218.272 Nguyen, Roy and Chatterjee

    Google Scholar 

  15. A.P. Stroele, “Signature Analysis for Sequential Circuits with Reset,” Proc. EDAC-ETC-EUROASIC, 1994, pp. 113–118.

  16. M. Soufi, Y. Savaria, F. Darlay, and B. Kaminska, “Producing Reliable Initialization and Test of Sequential Circuits with Pseudorandom Vectors,” IEEE Trans on Comput., Vol 44, No. 10, pp. 1251–1255, Oct 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Nguyen, H., Roy, R. & Chatterjee, A. Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits. Journal of Electronic Testing 14, 259–272 (1999). https://doi.org/10.1023/A:1008366304699

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008366304699

Navigation