Abstract
We examine IBM's exploitation of formal verification using RuleBase—a formal verification tool developed by the IBM Haifa Research Laboratory. The goal of the paper is methodological. We identify an integrated methodology for the deployment of formal verification which involves three complementary modes: architectural verification, block-level verification, and design exploration.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
J. Baumgartner and T. Heyman, “An overview and application of model reduction techniques in formal verification,” in Proc. IEEE IPCCC, Phoenix, Arizona, pp. 165–171, 1998.
I. Beer, S. Ben-David, C. Eisner, and A. Landver, “RuleBase: An industry-oriented formal verification tool,” in Proc. 33rd Design Automation Conference, 1996, Las Vegas, Nevada, pp. 655–660.
I. Beer, S. Ben-David, C. Eisner, and Y. Rodeh, “Efficient detection of vacuity in ACTL formulas,” in Proc. CAV '97, Springer-Verlag, Haifa, Israel, pp. 279–290.
I. Beer, S. Ben-David, and A. Landver, “On-the-fly model checking of RCTL formulas,” in Proc. CAV '98, Springer-Verlag, Vancouver, BC, Canada, pp. 184–194.
E.M. Clarke and E.A. Emerson, “Design and synthesis of synchronization skeletons using branching time temporal logic,” in Proc. Workshop on Logics of Programs, Lecture Notes in Computer Science, Vol. 131, Springer-Verlag, Berlin, 1981, pp. 52–71.
C. Eisner, R. Hoover, W. Nation, K. Nelson, I. Shitsevalov, and K. Valk, “A methodology for formal design of hardware control with application to cache coherence protocols,” in Proc. DAC 2000, Los Angeles, California, pp. 724–729.
D. Geist and I. Beer, “Efficient model checking by automated ordering of transition relation partitions,” in CAV 1994, LNCS 818, Stanford, California, pp. 299–310.
G. Lippert and D. Freerksen, “Northstar SCU formal verification,” Internal Memo, 1997.
K.L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Boston/Dordrecht/London, 1993.
PCI specifications, www.pcisig.com/tech/index.html
PowerPC User Manuals, www.chips.ibm.com/techlib/products/powerpc/manuals
K. Ravi and F. Somenzi, “High-density reachability analysis,” in Proc. Intl. Conference on Computer-Aided Design (ICCAD '95), San Jose, California, pp. 154–158.
A.L. Sangiovanni-Vincentelli, P.C. McGeer, and A. Saldanha, “Verification of electronic systems,” in Proc. DAC '96, Las Vegas, Nevada, pp. 106–111.
www.chips.ibm.com/products/asics/cores/briefs/agp 2x.html
www.llnl.gov/sccd/lc/asci
C.H. Yang and D.L. Dill, “Validation with guided search of the state space,” in Proc. DAC '98, San Francisco, California, pp. 599–604.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Abarbanel-Vinov, Y., Aizenbud-Reshef, N., Beer, I. et al. On the Effective Deployment of Functional Formal Verification. Formal Methods in System Design 19, 35–44 (2001). https://doi.org/10.1023/A:1011219209077
Issue Date:
DOI: https://doi.org/10.1023/A:1011219209077