Abstract
A virtual framework that uses both hardware and software reconfigurable objects is presented. The new framework supports both networked hardware and software reconfiguration. In such a virtual framework, the networked reconfiguration users only need to develop a single service description targeted on a single hardware and software platform. The service is able to write once, and run everywhere. That facilitates the new service deployment and maintenance. We present the components, design flow and implementation aspects of the virtual framework.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
T. Branca, B. Soudan, and C. Stinson. Remote eld updates using FPGAs. White papers, Xilinx Inc., 1999.
G. Brebner. Circlets:Circuits as applets. Proceedings of the Sixth IEEE Symposium on FPGAs for Custom Computing Machines, 300-301, April 1998.
G. Brebner and I. Kennedy. Circlets: Circuits over the Internet. Proceedings of the Ninth IEEE Symposium on Custom Computing Machines, April 2001.
B. Hutchings and B. Nelson. Using general-purpose programming languages for FPGA design. Proceedings of the 37th Conference on Design Automation, 561-566, 2000.
Y. Ha., P. Schaumont, M. Engels, S. Vernalde, F. Potargent, L. Rijnders, and H. De Man. A hardware virtual machine to support networked reconfiguration. In Proceedings of the 11th International Workshop on Rapid System Prototyping, Paris, June 2000.
Y. Ha., P. Schaumont, L. Rijnders, S. Vernalde, F. Potargent, M. Engels, and H. De Man. A scalable architecture to support networked reconfiguration. Proceedings of IEEE ProRISC, 677-683, November 1999.
J. Fleischmann, K. Buchenrieder, and R. Kress, Java driven codesign and prototyping of networked embedded systems. In Proceedings of Design Automation Conference 99, New Orleans, pp. 794-797, 1999.
L. Tim and Y. Frank. The Java Virtual Machine Specification. Addison-Wesley, Reading, MA, 1996.
A. Tsutsui and T. Miyazaki. ANT-on-YARDS: FPGA/MPU hybrid architecture for telecommunication data processing. IEEE Transactions on VLSI Systems, 199-211, June 1998.
Altera Corporation. Data Book, January 1998.
Xilinx, Inc. The Programmable Logic Data Book, 1994.
S. Yang. Logic synthesis and optimization benchmarks, version 3.0. Technical report, Microelectronics Center of North Carolina, 1991.
E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. S. Vincentelli. SIS: A system for sequential circuit analysis. Technical Report UCB/ERLM92/41, University of California, Berkeley, 1992.
J. Cong and Y. Ding. Flowmap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA design. IEEE Transactions on CAD, 469-485, 1994.
V. Betz and J. Rose. VPR:A new packing, placement and routing tool for FPGA research. International Workshop on Field-Programmable Logic and Applications, 213-222, 1997.
C. Ebeling, L. McMurchie, S. A. Hauck, and S. Burns. Placement and routing tools for the triptych FPGA. IEEE Transactions on VLSI Systems, 473-482, December 1995.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Ha, Y., Vernalde, S., Schaumont, P. et al. Building a Virtual Framework for Networked Reconfigurable Hardware and Software Objects. The Journal of Supercomputing 21, 131–144 (2002). https://doi.org/10.1023/A:1013675319876
Issue Date:
DOI: https://doi.org/10.1023/A:1013675319876