Abstract
To obtain satisfactory fault coverage for testing a logic circuit, linear feedback shift registers (LFSRs) have been used to generate not only the pseudorandom, but also the deterministic patterns in the scan-based built-in self-test environment. However, like other scan-based methods, the LFSR based pattern generation schemes take a long test application time to feed deterministic patterns from the LFSR into a scan chain. In this paper we derive a general relationship between the bits in the scan chain and the states of the LFSR and show that any bit to be generated by an LFSR in any future clock cycle can be pre-generated by a linear function of the current LFSR state. With this relationship, we can divide a scan chain into multiple sub-chains and use one LFSR-based multiple sequence generator to simultaneously generate all the subsequences required by the sub-chains, hence can greatly reduce the test application time for deterministic patterns. Moreover, due to the scan time reduction, test power wasted during the scan operation can also be significantly reduced.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, New York: Computer Science Press, 1990.
V.D. Agrawal, C.R. Kime, and K.K. Saluja, “ATutorial on Built-In Self-Test, Part 1: Principles,” IEEE Design &; Test of Computers, vol. 10, no. 1, pp. 73–82, March 1993.
V.D. Agrawal, C.R. Kime, and K.K. Saluja, “ATutorial on Built-In Self-Test, Part 2: Applications,” IEEE Design &; Test of Computers, vol. 10, no. 2, pp. 69–77, June 1993.
P.H. Bardell, “Design Considerations for Parallel Pseudorandom Pattern Generators,” J. Electronic Testing: Theory and Applications, vol. 1, no. 1, pp. 73–87, 1990.
P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques, New York: John Wiley &; Sons, 1987.
P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A TestVector Inhibiting Technique for LowEnergy BIST Design,” in Proc. of 17th IEEE VLSI Test Symposium, 1999, pp. 407–412.
S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, “Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers,” IEEE Trans. Computers, vol. 44, no. 2, pp. 223–232, Feb. 1995.
S. Hellebrand, B. Reeb, S. Tarnick, and H.J. Wunderlich, “Pattern Generation for a Deterministic BIST Scheme,” in Proc. of Int'l Conf. on Computer-Aided Design, 1995, pp. 88–94.
S. Hellebrand, S Tarnick, J. Rajski, and B. Courtois, “Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers,” in Proc. of Int'l Test Conf., 1992, pp. 120–129.
Huan-Chih Tsai, S. Bhawmik, and Kwang-Ting Cheng, “An Almost Full-Scan BIST Solution-Higher Fault Coverage and Shorter Test Application Time,” in Proc. of Int'l Test Conf., 1998, pp. 1065–1073.
J. Rajski, J. Tyszer, and N. Zacharia, “Test Data Decompression for Multiple Scan Designs with Boundary Scan,” IEEE Trans. on Computers, vol. 47, no. 11, pp. 1188–1200, Nov. 1998.
S. Venkataraman, J. Rajski, S. Hellebrand, and S.6Tarnick, “An Efficient BIST Scheme Based on Reseeding of Multiple Polynomial Linear Feedback Shift Registers,” in Proc. of Int'l Conf. on Computer-Aided Design, 1993, pp. 572–577.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Wang, WL., Lee, KJ. An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment. Journal of Electronic Testing 18, 43–53 (2002). https://doi.org/10.1023/A:1013775922735
Issue Date:
DOI: https://doi.org/10.1023/A:1013775922735