Abstract
In this paper the implementation of the test strategy in a so-called Very Long Instruction Word Transport Triggered Architecture (VLIW-TTA) is discussed. The complete test strategy is derived referring to the results of test synthesis, carried out in the early phase of the design. It takes the area/throughput parameters into account. The test strategy, exploiting the regularity and modularity of the VLIW-TTA structure, remains general for an arbitrary application and instantiation of the TTA processor and is based on the partial scan approach along with the functional test. The test-time analysis, in order to justify our approach and show the superiority over the classical full-scan, has been performed. The results of our strategy are shown in a few examples at the end of the paper.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Beardo, F. Bruschi, F. Ferrandi, and D.6Sciuto, “An Approach to Functional Testing of VLIW Architectures,” in Proc. Of the International High-Level Design Validation and Test Workshop (HLDVT), Nov. 2000, Berkeley, CA, pp. 29–33.
H. Corporaal, Microprocessor Architectures from VLIW to TTA, ISBN 0-471-9757-X, New York: John Wiley, 1998.
G. De Micheli, M.G. Sami et al., Hardware/Software Codesign, Dordrecht: Kluwer Academic Publishers, 1996.
D. Gizopoulos, A. Paschalis, and Y. Zorian, “An Effective BIST Scheme for Datapaths,” in Proceedings of the International Test Conference, Oct. 20–25, 1996, Washington D.C., pp. 76–85.
M.R. Hoek, “DfT and BIST Techniques for the MOVE Architecture,” M.Sc Assignment, Faculty of Electrical Engineering, Delft University of Technology, 1999.
G. Kiefer, H. Vranken, E.J. Marinissen, and H.-J. Wunderlich, “Application of Deterministic Logic BIST on Industrial Circuits,” in Proc. of the International Test Conference, Oct. 2000, Atlantic City, NJ, pp. 105–114.
E.J. Marinissen, S.K. Goel, and M. Lousberg, “Wrapper Design for Embedded Core Test,” in Proc. of the International Test Conference, Oct. 2000, Atlantic City, NJ, pp. 911–920.
W. Patterson, UNIX password and DES encryption, ref. Mathematical Cryptology for Computer Scientists and Mathematicians, 1987.
J. van Beers and H. van Herten, “Test Features of a Core-Based Co-Processor Array for Video Applications,” in Proc. of the International Test Conference, Oct. 1998, Washington D.C., pp. 638–647.
A.J. van de Goor, Testing of the Semiconductor Memories, Chichester, UK: Wiley-Interscience, 1991.
Various authors, “The MPG Manual,” The Documentation of Laboratory of Computer Architecture and Digital Techniques (CARDIT), Faculty of Electrical Engineering, Delft University of Technology, 2000.
V.A. Zivkovic, R.J.W.T. Tangelder, and H.G. Kerkhoff, “Design and Test Space Exploration in Transport-Triggered Architectures,” in Proc. of the Design, Automation and Test in Europe Conference (DATE), Le Palais des Congres, Pari, 27–30 March 2000, pp. 146–151.
V.A. Zivkovic, R.J.W.T. Tangelder, and H.G. Kerkhoff, “Computer-Aided Test Flow in Core-Based Design,” Journal of Microeletronics, vol. 31, no. 11/12, pp. 999–1008, Nov.-Dec. 2000.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Zivkovic, V., Tangelder, R. & Kerkhoff, H. An Implementation for Test-Time Reduction in VLIW Transport-Triggered Architectures. Journal of Electronic Testing 18, 203–212 (2002). https://doi.org/10.1023/A:1014901829507
Issue Date:
DOI: https://doi.org/10.1023/A:1014901829507