Skip to main content
Log in

An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper we describe an FPGA-based approach to speed-up fault injection campaigns for the evaluation of the fault-tolerance of VLSI circuits. Suitable techniques are proposed, allowing emulating the effects of faults and observing faulty behavior. The proposed approach combines the efficiency of hardware-based techniques, and the flexibility of simulation-based techniques. Experimental results are provided showing that significant speed-up figures can be achieved with respect to state-of-the-art simulation-based fault injection techniques.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. ADM-XRC PCI Mezzanine card User Guide Version 1.2, ALPHA DATA Parallel Systems Ltd., http://www.alphadata.co.uk/

  2. L. Antoni, R. Leveugle, and B. Feh´er, “Using Run-time Reconfiguration for Fault Injection in Hardware Prototypes,” IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 405–413.

  3. J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J.C. Fabre, J.-C Laprie, E. Martins, and D. Powell, “Fault Injection for Dependability Validation: A Methodology and Some Applications,” IEEE Transactions on Software Engineering, vol. 16, no. 2, Feb. 1990.

  4. A. Benso, P. Prinetto, M. Rebaudengo, and M. Sonza Reorda, “EXFI: A Low Cost Fault Injection System for Embedded Microprocessor-Based Boards,” ACM Transactions on Design Automation of Electronic Systems, vol. 3, no. 4, pp. 626–634, Oct. 1998.

    Google Scholar 

  5. A. Benso, M. Rebaudengo, L. Impagliazzo, and P. Marmo, “Fault-List Collapsing for Fault Injection Experiments,” in RAMS'98: Annual Reliability and Maintainability Symposium, 1998, pp. 383–388.

  6. J. Carreira, H. Madeira, and J. Silva, “Xception: Software Fault Injection and Monitoring in Processor Functional Units,” in Conference on Dependable Computing for Critical Applications, 1995, pp. 135–149.

  7. K.T. Cheng, S.Y. Huang, and W.J. Dai, “Fault Emulation: A New Methodology for Fault Grading,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 10, pp. 1487–1495, Oct. 1999.

    Google Scholar 

  8. F. Corno, M. Sonza Reorda, and G. Squillero, “RT-Level ITC 99 Benchmarks and First ATPG Results,” IEEE Design & Test of Computers, pp. 44–53, July–Aug. 2000.

  9. T.A. Delong, B.W. Johnson, and J.A. Profeta III, “A Fault InjectionTechnique forVHDLBehavioral-Level Models,” IEEE Design & Test of Computers, pp. 24–33, Winter 1996.

  10. I. Gonzales and L. Berrojo, “Supporting Fault Tolerance in an Industrial Environment: The AMATISTA approach,” in IEEE International On-line Testing Workshop, 2001, pp. 178–183.

  11. C. Hungse, E.M. Rudnick, J.H. Patel, R.K. Iyer, and G.S. Choi, “A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults,” IEEE Transactions on Computers, vol. 45, no. 11, pp. 1248–1256, Nov. 1996.

    Google Scholar 

  12. S.A. Hwang, J.H. Hong, and C.W. Wu, “Sequential Circuit Fault Simulation Using Logic Emulation,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 8, pp. 724–736, Aug. 1998.

    Google Scholar 

  13. R.K. Iyer and D. Tang, “Experimental Analysis of Computer System Dependability,” in Fault-Tolerant Computer System Design, D.K. Pradhan (Ed.), Englewood Cliffs,NJ: Prentice Hall, 1996.

    Google Scholar 

  14. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, “Fault Injection into VHDL Models: The MEFISTO Tool,” in Proc. FTCS-24, 1994, pp. 66–75.

  15. G.A. Kanawati, N.A. Kanawati, and J.A. Abraham, “FERRARI: A Flexible Software-Based Fault and Error Injection System,” IEEE Trans. on Computers, vol. 44, no. 2, pp. 248–260, Feb. 1995.

    Google Scholar 

  16. J. Karlsson, P. Liden, P. Dahlgren, R. Johansson, and U. Gunneflo, “Using Heavy-Ion Radiation to Validate Fault-Handling Mechanisms,” IEEE Micro, vol. 14, no. 1, pp. 8–32, 1994.

    Google Scholar 

  17. R. Leveugle, “Fault Injection in VHDL Descriptions and Emulation,” in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2000, pp. 414–419.

  18. M. Nikolaidis, “Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies,” in Proc. IEEE 17th VLSI Test Symposium, 1999, pp. 86–94

  19. B. Parrotta, M. Rebaudengo, M. Sonza Reorda, and M. Violante, “New Techniques for Accelerating Fault Injection in VHDL Descriptions,” in IEEE International On-line Testing Workshop, 2000, pp. 61–66.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Civera, P., Macchiarulo, L., Rebaudengo, M. et al. An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits. Journal of Electronic Testing 18, 261–271 (2002). https://doi.org/10.1023/A:1015079004512

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1015079004512

Navigation