Skip to main content
SpringerLink
Log in

Fault-Tolerant Multistage Interconnection Network

  • Published:
Telecommunication Systems Aims and scope Submit manuscript

Abstract

In this paper, a new fault-tolerant Banyan (FTB) network design is proposed. The rules to add extra hardware and links to the regular Banyan network in order to get the new FTB network are presented. The work includes a modular design for a new 2×2 switch element that can be configured in different well-defined modes. In case an error occurs in the function of a switch in the FTB network, the switch can be bypassed and other switch in the network replaces its role. The most attractive feature of the new design is that it can maintain the original (regular) Banyan topology in the presence of faults. Consequently, the system performance will not be affected due to the occurrence of tolerable faults in the interconnection network. This feature makes our design different from all fault-tolerant designs. Moreover, multiple faults can be tolerated in the proposed FTB network. The FTB network will be very powerful in safety critical systems and applications where error can lead to catastrophic events.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. G.B. Adams III and H.J. Siegel, The extra stage cube: a fault-tolerant interconnection network for supersystems, IEEE Transactions on Computers 31(5) (May 1982).

  2. D.P. Argawal, Graph theoretical analysis and design of multistage interconnection networks, IEEE Transactions on Computers 32(7) (July 1983).

  3. S. Bataineh and I. Khaleel, Performance analysis of asynchronous multibuffered banyan network with variable packet length, International Journal of Parallel and Distributed Systems and Networks 3(4) (2000) 217-226.

    Google Scholar 

  4. S. Bataineh and G.E. Qanzu'a, Reliable omega interconnected network for large scale multiprocessor systems, Department of Electrical Engineering, Jordan University of Science and Technology, Technical report 1 (1995), available from S. Bataineh.

  5. S.B. Choi and A.K. Somani, Design and performance analysis of load-distributing fault tolerant network, IEEE Transactions on Computers 45 (May 1996) 540-551.

    Google Scholar 

  6. L. Ciminiera and A. Serra, A connecting network with fault tolerant capabilities, IEEE Transactions on Computers 35(6) (August 1986).

  7. N.J. Davis IV, W.T. Hsu and H.J. Siegel, Fault location techniques for distributed control interconnection networks, IEEE Transactions on Computers 30(10) (October 1985).

  8. T.Y. Feng and C.L. Wu, Fault-diagnosis for a class of multistage interconnection networks, IEEE Transactions on Computers 30(10) (October 1981).

  9. K. Hwang, Advanced Computer Architecture, Parallelism, Scalability, Programmability (McGraw-Hill, New York, 1993).

    Google Scholar 

  10. K. Hwang and F.A. Briggs, Computer Architecture and Parallel Processing (McGraw-Hill, New York, 1984).

    Google Scholar 

  11. B.W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems (Addison-Wesley, Reading, MA, 1989).

    Google Scholar 

  12. M.J. Karol and J. Chin-lin, Performance analysis of growable architecture for broad-band packets (ATM) switching, IEEE Transactions on Computers 40(2) (1992) 431-439.

    Google Scholar 

  13. C.T.A. Lea, The load sharing Banyan network, IEEE Transactions on Computers 35(12) (December 1986).

  14. F. Lombardi, C. Feng and W.K. Huang, Detection and location of multiple faults in baseline interconnection networks, IEEE Transactions on Computers 41(10) (October 1992) 1340-1344.

    Google Scholar 

  15. T. Mattson and G. Henry, An overview of the Intel TFLOPS supercomputer, Intel Technology Journal, Q1'98 issue (1998).

  16. A. Mourad, B. Ozden and M. Malek, Comprehensive testing of multistage interconnection networks, IEEE Transactions on Computers 40(8) (August 1991) 935-951.

    Google Scholar 

  17. K. Padmanbhan and D.H. Lawrie, A class of redundant path multistage interconnection networks, IEEE Transactions on Computers 32(12) (December 1983).

  18. Z.R. Petrovic, V.M. Skulic and M. Cvetinovic, Performance of the new ATM switch for B-ISDN, Telecommunication Systems 7 (1997) 4.

    Google Scholar 

  19. J.P. Shen and J.P. Hayes, Fault-tolerance of dynamic-full-access interconnection networks, IEEE Transactions on Computers 33(3) (March 1984).

  20. N.F. Tzeng, Reliable butterfly distributed memory multiprocessors, IEEE Transactions on Computers 43(9) (September 1994) 1004-1013.

    Google Scholar 

  21. N.F. Tzeng, P.C. Yaw and C.Q. Zhu, Designing fault tolerant interconnection networks via chaining, IEEE Transactions on Computers 37(4) (April 1988) 458-462.

    Google Scholar 

  22. C.L. Wu and T.Y. Feng, On a class of multistage interconnection networks, IEEE Transactions on Computers 29(8) (August 1980).

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, United Arab Emirates University, P.O. Box 17555, Al-Ain, United Arab Emirates

    S.M. Bataineh & B.Y. Allosl

Authors
  1. S.M. Bataineh
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. B.Y. Allosl
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Bataineh, S., Allosl, B. Fault-Tolerant Multistage Interconnection Network. Telecommunication Systems 17, 455–472 (2001). https://doi.org/10.1023/A:1016779316848

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1016779316848

Search

Navigation