Abstract
In this paper we propose a novel built-in self-test (BIST) design for embedded SRAM cores. Our contribution includes a compact and efficient BIST circuit with diagnosis support and an automatic diagnostic system. The diagnosis module of our BIST circuit can capture the error syndromes as well as fault locations for the purposes of repair and fault/failure analysis. In addition, our design provides programmability for custom March algorithms with lower hardware cost. The combination of the on-line programming mode and diagnostic system dramatically reduces the effort in design debugging and yield enhancement. We have designed and implemented test chips with our BIST design. Experimental results show that the area overhead of the proposed BIST design is only 2.4% for a 128 KB SRAM, and 0.65% for a 2 MB one.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, New York: Computer Science Press, 1990.
T.J. Bergfeld, D. Niggemeyer, and E.M. Rudnick, “Diagnostic Testing of Embedded Memories Using BIST,” in Proc. Design, Automation and Test in Europe (DATE), Paris, 2000, pp. 305–309.
P. Camurati, P. Prinetto, M.S. Reorda, S. Barbagallo, A. Burri, and D. Medina, “Industrial BIST of Embedded RAMs,” IEEE Design & Test of Computers, vol. 12, no. 3, pp. 86–95, 1995.
B.F. Cockburn, “Tutorial on Semiconductor Memory Testing,” J. Electronic Testing: Theory and Application, vol. 5, pp. 321–336, 1994.
R. Dekker, F. Beenker, and L. Thijssen, “Fault Modeling andTest Algorithm Development for Static Random Access Memories,” in Proc. Int. Test Conf. (ITC), 1988, pp. 343–352.
R. Dekker, F. Beenker, and L. Thijssen, “A Realistic Fault Model and Test Algorithm for Static Random Access Memories,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 6, pp. 567–572, 1990.
S. Hamdioui and A. van de Goor, “An Experimental Analysis of Spot Defects in SRAMs: Realistic Fault Models and Tests,” in: Proc. Ninth IEEE Asian Test Symp. (ATS), Taipei, 2000, pp. 131–138.
C.-T. Huang, J.-R. Huang, C.-F. Wu, C.-W. Wu, and T.-Y. Chang, “A Programmable BIST Core for Embedded DRAM,” IEEE Design & Test of Computers, vol. 16, no. 1, pp. 59–70, 1999.
I. Kim, Y. Zorian, G. Komoriya, H. Pham, F.P. Higgins, and J.L. Lweandowski, “Built in Self Repair for Embedded High Density SRAM,” in Proc. Int. Test Conf. (ITC), 1998, pp. 1112–1119.
J.-F. Li, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, “March-Based RAM Diagnosis Algorithms for Stuck-at and Coupling Faults,” in Proc. Int. Test Conf. (ITC), Baltmore, 2001, pp. 758–767
J.-F. Li, R.-S. Tzeng, and C.-W. Wu, “Using Syndrome Compression for Memory Built-in Self-Diagnosis,” in Proc. Int. Symp. VLSI Technology, Systems, and Applications (VLSI-TSA), Hsinchu, 2001, pp. 303–306.
J.-F. Li and C.-W. Wu, “Memory Fault Diagnosis by Syndrome Compression,” in Proc. Design, Automation and Test in Europe (DATE), Munich, 2001, pp. 97–101.
V.G. Mikitjuk, V.N. Yarmolik, and A.J. van de Goor, “RAM Testing Algorithms for Detecting Multiple Linked Faults,” in Proc. cnEuropean Design and Test Conf. (ED&TC), 1996, pp. 435–439.
D. Niggemeyer and E. Rudnick, “Automatic Generation of Diagnostic March Tests,” in Proc. IEEE VLSI Test Symp. (VTS), Marina Del Rey, California, 2001, pp. 299–304.
R.P. Treuer and V.K. Agarwal, “Built-in Self-Diagnosis for Repairable Embedded RAMs,” IEEE Design & Test of Computers, vol. 10, no. 2, pp. 24–33, 1993.
A.J. van de Goor, “Using March Tests to Test SRAMs,” IEEE Design & Test of Computers, vol. 10, no. 1, pp. 8–14, 1993.
A.J. van de Goor, Testing Semiconductor Memories: Theory and Practice, Gouda, The Netherlands: ComTex Publishing, 1998.
A.J. van de Goor, G.N. Gaydadjiev, V.N. Yarmolik, and V.G. Mikitjuk, “March LA: A Test for Linked Memory Faults,” in tiProc. European Design and Test Conf. (ED&TC), 1997, p. 627.
C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, “Simulation-based Test Algorithm Generation for Random Access Memories,” inProc. IEEE VLSI Test Symp. (VTS), Montreal, 2000, pp. 291–296.
C.-F. Wu, C.-T. Huang, C.-W. Wang, K.-L. Cheng, and C.-W. Wu, “Error Catch and Analysis for Semiconductor Memories Using March Tests,” in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), San Jose, 2000, pp. 468–471.
C.-F. Wu, C.-T. Huang, and C.-W. Wu, “RAMSES:AFast Memory Fault Simulator,” in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT), Albuquerque, 1999, pp. 165–173. A Built-in Self-Test Scheme 647
Y. Zorian, E.J. Marinissen, and S. Dey, “Testing Embedded-Core-based System Chips,” IEEE Computer, vol. 32, no. 6, pp. 52–60, 1999.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Wang, CW., Wu, CF., Li, JF. et al. A Built-in Self-Test Scheme with Diagnostics Support for Embedded SRAM. Journal of Electronic Testing 18, 637–647 (2002). https://doi.org/10.1023/A:1020805224219
Issue Date:
DOI: https://doi.org/10.1023/A:1020805224219