Skip to main content
Log in

Modern Test Techniques: Tradeoffs, Synergies, and Scalable Benefits

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper will propose an overall portfolio of different modern test techniques, like reduced pin-count test, SoC multi-site test, low channel cost ATE, test vector compression, bandwidth matching, and advanced probing technologies, to lower the cost of test. The overall economic benefits, the potential synergies, the overall tradeoffs, and the scalability of the benefits of these techniques, are complex to understand and currently not well understood. This problem will be analyzed in this paper by using technical cost modeling. The dependency of the benefits on different applications will be analyzed by modeling the test cost for four different applications. It will be shown that the right match between the application and a combination of the described techniques can result in a significant reduction of the cost of test. Moreover, it will be shown that this optimal match evolves during technology progress and can enable a scalable reduction of the cost of test.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A.P. Ambler, M. Abadir, and S. Sastry, Economics of Design and Test for Electronic Circuits and Systems, Ellis Horwood, 1992.

  2. K. Barnhart, B. Keller, B. Koenemann, and R. Walther, “OPMISR: Accelerated Scan with On Product Signatures,” in Proc. International Test Conference (ITC), 2001, pp. 748-757.

  3. J. Busch, “Cost Modeling as a Technical Management Tool,” Research Technology Management, vol. 37, no. 6, pp. 50-56, 1994.

    Google Scholar 

  4. A. Chandra and K. Chakravarty, “Frequency Directed Run-Length Codes with Applications to System-on-a-Chip,” in Proc. VLSI Test Symposium, 2001.

  5. B. Davis, “The Economics of Automatic Testing,” New York: McGraw-Hill, 1994.

    Google Scholar 

  6. A.C. Evans, “Applications of Semiconductor Test Economics, and Multisite Testing to Lower Cost of Test,” in Proc. ITC, 1999, pp. 113-123.

  7. K.-D. Hilliges, A. Khoche, D. Armstrong, and H.J. Volkerink, “Test Resource Partitioning for Concurrent Test,” in Proc. 2nd IEEE International Workshop on Test Resource Partitioning ITC, 2001.

  8. F. Hsu, K. Butler, and J. Patel, “A Case Study on the Implementation of the Illinois Scan Architecture,” in Proc. International Test Conference (ITC), 2001, pp. 748-757.

  9. A. Khoche, R. Kapur, D. Armstrong, T.W. Williams, M. Tegethoff, and J. Rivoir, “A New Methodology for Improved Tester Utilization,” in Proc. ITC, 2001, pp. 916-923.

  10. A. Khoche and J. Rivoir, “I/O Bandwidth Bottleneck for Test: Is it Real?” in Proc. 1st IEEE International Workshop on Test Resource Partitioning ITC, 2000, pp. 2.3-1-2.3-6.

  11. G. Kiefer and H.-J. Wunderlich, “Application of Deterministic Logic BIST on Industrial Circuits,” in Proc. International Test Conference (ITC), 2000, pp. 105-114.

  12. W. Radermacher and J. Rivoir, “An Evolution to a DFT Centric Test Paradigm that Scales with Technology Progress,” in Proc. European Test Workshop, 2001.

  13. Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors (ITRS), 1999.

  14. E. Volkerink, A. Khoche, L. Kamas, J. Rivoir, and H. Kerkhoff, “Tackling Test Tradeoffs from Design, Manufacturing to Market Using Economic Modeling,” in Proc. ITC, 2001, pp. 1098-1107.

  15. H.J. Volkerink, A. Khoche, J. Rivoir, and K. Hilliges, “Economic Analysis of Multi-Site Based Test Cost Reduction Techniques,” in Proc. VTS, 2002, pp. 411-416.

  16. H. Vranken, T. Waayers, H. Fleury, and D. Lelouvier, “Enhanced Reduced Pin-Count Test for Full-Scan Designs,” in Proc. European Test Workshop, 2001.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Volkerink, E.H., Khoche, A., Rivoir, J. et al. Modern Test Techniques: Tradeoffs, Synergies, and Scalable Benefits. Journal of Electronic Testing 19, 125–135 (2003). https://doi.org/10.1023/A:1022829321216

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1022829321216

Navigation