Skip to main content
SpringerLink
Log in

Checking Cache-Coherence Protocols with TLA+

  • Published:
Formal Methods in System Design Aims and scope Submit manuscript

Abstract

We have a great deal of experience using the specification language TLA+ and its model checker TLC to analyze protocols designed at Digital and Compaq (both now part of HP). The tools and techniques we have developed apply equally well to software and hardware designs. In this paper, we describe our experience using TLA+ and TLC to verify cache-coherence protocols.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Alpha Architecture Committee, Alpha Architecture Reference Manual, 3rd ed., Digital Press, Boston, 1998.

    Google Scholar 

  2. Intel Corporation, IA-64 System Architecture, Vol. 2 of Intel IA-64 Architecture Software Developers Manual. Intel, 2000.

  3. K. Gharachorloo, M. Sharma, S. Steely, and S. Van Doren, “Architecture and design of AlphaServer GS320,” in Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, 2000, pp. 13–24.

  4. L. Lamport, “The temporal logic of actions,” ACM Transactions on Programming Languages and Systems, Vol. 16, No. 3, pp. 872–923, 1994.

    Google Scholar 

  5. L. Lamport, Specifying Systems, Addison-Wesley, 2002.

  6. S. Tasiran, Y. Yu, B. Batson, and S. Kreider, “Using formal specifications to monitor and guide simulation: Verifying the cache coherence engine of the Alpha 21364 microprocessor,” in Proceedings of the 3rd IEEE Workshop on Microprocessor Test and Verification, Common Challenges and Solutions, 2002.

  7. Y. Yu, P. Manolios, and L. Lamport, “Model checking TLA+ specifications,” in L. Pierre and T. Kropf (Ed.), Correct Hardware Design and Verification Methods, Vol. 1703 of Lecture Notes in Computer Science, Springer-Verlag, 1999, pp. 54–66.

Download references

Author information

Authors and Affiliations

  1. Systems Research Center, HP Labs, Palo Alto, CA, USA

    Rajeev Joshi & Serdar Tasiran

  2. Microsoft Research, Mountain View, CA, USA

    Leslie Lamport & Yuan Yu

  3. Oregon Graduate Institute, Portland, OR, USA

    John Matthews

  4. HP Labs, Cambridge Research Lab, Cambridge, MA, USA

    Mark Tuttle

Authors
  1. Rajeev Joshi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Leslie Lamport
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. John Matthews
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Serdar Tasiran
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Mark Tuttle
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Yuan Yu
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Joshi, R., Lamport, L., Matthews, J. et al. Checking Cache-Coherence Protocols with TLA+ . Formal Methods in System Design 22, 125–131 (2003). https://doi.org/10.1023/A:1022969405325

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1022969405325

Search

Navigation