Abstract
Parallel test application helps reduce the otherwise considerable test times in SOCs; yet its applicability is limited by average and peak power considerations. The typical test vector loading techniques result in frequent transitions in the scan chain, which in turn reflect into significant levels of circuit switching unnecessarily. Judicious utilization of logic in the scan chain can help reduce transitions while loading the test vector needed. The transitions embedded in both test stimuli and the responses are handled through scan chain modifications consisting of logic gate insertion between scan cells as well as inversion of capture paths. No performance degradation ensues as these modifications have no impact on functional execution. To reduce average and peak power, we herein propose computationally efficient schemes that identify the location and the type of logic to be inserted. The experimental results confirm the significant reductions in test power possible under the proposed scheme.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores,” in Proc. ATS, 2001, pp. 253-258.
Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, and H.J. Wunderlich, “A Modified Clock Scheme for a Low Power BIST Test Pattern Generator,” in Proc. VTS, 2001, pp. 306-311.
F. Brglez, D. Bryan, and K. Kozminski, “Combinational Profiles of Sequential Benchmark Circuits,” Proc. IEEE ISCAS, vol. 3, pp. 1929-1934, 1989.
V. Dabholkar, S. Chakravarty, I. Pomeranz, and S.M. Reddy, “Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits During Test Application,” IEEE TCAD, vol. 17, no. 12, pp. 1325-1333, 1998.
T. Huang and K. Lee, “An Input Control Technique for Power Reduction in Scan Circuits During Test Application,” in Proc. ATS, 1999, pp. 315-320.
H.K. Lee and D.S. Ha, “On the Generation of Test Patterns for Combinational Circuits,” Technical Report 12-93, Department of Electrical Eng., Virginia Polytechnic Institute and State University, Blacksburg, VA.
N. Nicolici, B.M. Al-Hashimi, and A.C. Williams, “Minimisation of Power Dissipation During Test Application in Full-Scan Sequential Circuits Using Primary Input Freezing,” IEEE TCOMP, vol. 47, no. 2, pp. 256-262, 1998.
R. Sankaralingam, R.R. Oruganti, and N.A. Touba, “Adapting Scan Architectures for Low Power Operation,” in Proc. VTS, 2000, pp. 35-40.
O. Sinanoglu, I. Bayraktaroglu, and A. Orailoglu, “Test Power Reduction Through Minimization of Scan Chain Transitions,” in Proc. VTS, 2002, pp. 166-171.
L. Whetsel, “Adapting Scan Architectures for Low Power Operation,” in Proc. ITC, 2000, pp. 863-872.
H.J. Wunderlich and S. Gerstendorfer, “Minimized Power Consumption for Scan Based BIST,” in Proc. ITC, 1999, pp. 85-94.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Sinanoglu, O., Bayraktaroglu, I. & Orailoglu, A. Reducing Average and Peak Test Power Through Scan Chain Modification. Journal of Electronic Testing 19, 457–467 (2003). https://doi.org/10.1023/A:1024600311740
Issue Date:
DOI: https://doi.org/10.1023/A:1024600311740