Skip to main content
Log in

A Low Power Pseudo-Random BIST Technique

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Peak power consumption during testing is an important concern. For scan designs, a high level of switching activity is created in the circuit during scan shifts, which increases power consumption considerably. In this paper we propose a pseudo-random BIST scheme for scan designs, which reduces the peak power consumption as well as the average power consumption as measured by the switching activity in the circuit. The method reduces the switching activity in the scan chains and the activity in the circuit under test by limiting the scan shifts to a portion of the scan chain structure using scan chain disable. Experimental results on various benchmark circuits demonstrate that the technique reduces the switching activity caused by scan shifts.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. F. Brglez, P. Pownall, and R. Rum, “Applications of Testability Analysis: From ATPG to Critical Delay Path Tracing,” in Proc. of Int'l Test Conference, 1984, pp. 705-712.

  2. V. Dabholkar, S. Chakravarty, I. Pomeranz, and S.M. Reddy, “Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits During Test Application,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 2, 1998.

  3. P. Flores, J. Costa, H. Neto, J. Monterio, and J. Marques-Silva, “Assignment and Reordering of Incompletely Specified Pattern Sequences Targeting Minimum Power Dissipation,” in Proc. of Int'l Conf on VLSI Design, 1999, pp. 37-41.

  4. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, New York: Freeman, 1979.

    Google Scholar 

  5. S. Gerstendorfer and H.J. Wunderlich, “Minimized Power Consumption for Scan-Based BIST,” in Proc. of Int'l Test Conference, 1999, pp. 77-84.

  6. P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A TestVector Inhibiting Technique for LowEnergy BIST Design,” in Proc. of VLSI Test Symposium, 1999, pp. 407-412.

  7. P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “An Adjacency-Based Test Pattern Generator for Low Power BIST Design,” in Proc. of Asian Test Symposium, 2000, pp. 459-464.

  8. P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, and H.J. Wunderlich, “A Modified Clock Scheme for a Low Power BIST Test Pattern Generator,” in Proc. of VLSI Test Symposium, 2001, pp. 306-311.

  9. R. Sankaralingam, B. Pouya, and N.A. Touba, “Reducing Power Dissipation During Test Using Scan Chain Disable,” in Proc. of VLSI Test Symposium, 2001, pp. 319-324.

  10. S. Wang and S.K. Gupta, “DS-LFSR: A New BIST TPG for Low Heat Dissipation,” in Proc. of Int'l Test Conference, 1997, pp. 848-857.

  11. S. Wang and S.K. Gupta, “LT-RTPG:ANewTest-Per-Scan BIST TPGfor LowHeat Dissipation,” in Proc. of Int'l Test Conference, 1999, pp. 85-94.

  12. L. Whetsel, “Adapting Scan Architectures for Low Power Operation,” in Proc. of Int'l Test Conference, 2000, pp. 863-872.

  13. Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices,” in Proc. of VLSI Test Symposium, 1993, pp. 4–9.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Basturkmen, N.Z., Reddy, S.M. & Pomeranz, I. A Low Power Pseudo-Random BIST Technique. Journal of Electronic Testing 19, 637–644 (2003). https://doi.org/10.1023/A:1027470721780

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1027470721780

Navigation