Skip to main content
SpringerLink
Log in

Application-Specific Bridging Fault Testing of FPGAs

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

In this paper, a new technique for testing the interconnects of any arbitrary design mapped into an FPGA is presented. In this technique, only the configuration of logic blocks used in the design is changed, and the structure of the design remains unchanged. The test vector and configuration generation problem is systematically converted to a Boolean satisfiability (SAT) problem, and state of the art SAT-solvers are exploited for test vector and configuration generation. Experimental results on various benchmark circuits show that only two test configurations are required to test for all bridging faults, achieving 100% fault coverage, with respect to the fault list. Moreover, test vector and configuration generation time is less than a second for all benchmark designs.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. M. Abramovici and C. Stroud, “BIST-Based Detection and Diagnosis of Multiple Faults in FPGAs,” in Proc. of Int'l Test Conf., 2000.

  2. M.J. Alexander and G. Robins, “New Performance-Driven FPGA Routing Algorithms,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 12, pp. 1505-1517, 1996.

    Google Scholar 

  3. The Programmable Logic Data Book 2002, Altera Inc., 2002.

  4. B. Chess and T. Larrabee, “Logic Testing of Bridging Faults in CMOS Integrated Circuits,” IEEE Trans. On Computer, vol. 47, pp. 338-345, 1998.

    Google Scholar 

  5. D. Das and N.A. Touba, “A Low Cost Approach for Detecting, Locating, and Avoiding Interconnect Faults in FPGA-Based Reconfigurable Systems,” in Proc. of Int'l Conf. On VLSI Design, 1999.

  6. A. Doumar and H. Ito, “Testing the Logic Cells and Interconnect Resources for FPGAs,” in Proc. of 8th Asian Test Conf., 1999, pp. 369-374.

  7. F.J. Ferguson and J.P. Shen, “A CMOS Fault Extractor for Inductive Fault Analysis,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 7, No. 11, pp. 1181-1194, 1988.

    Google Scholar 

  8. I.G. Harris, P.R. Menon, and R. Tessier, “BIST-Based Delay Path Testing in FPGA Architectures,” in Proc. IEEE Int. Test Conf., 2001, pp. 932-938.

  9. G. Harris and R. Tessier, “Interconnect Testing in Cluster-Based FGPA Architectures,” in Proc. of Design Automation Conf., 2000, pp. 49-54.

  10. W.-J. Huang and E.J. McCluskey, “Column-Based Precompiled Configuration Techniques for FPGA Fault Tolerance,” Proc. of IEEE Symp. on Field-Programmable Custom Computing Machines, 2001.

  11. W.K. Huang, X.T. Chen, and F. Lombardi, “On the Diagnosis of Programmable Interconnect Systems: Theory and Application,” Proc. of VLSI Test Symp., 1996, pp. 204-209.

  12. A. Krasniewski, “Application-Dependent Testing of FPGA Delay Faults,” in Proc. 25th EUROMICRO Conf., vol. 1, 1999, pp. 260-267.

    Google Scholar 

  13. A. Krasniewski, “Testing FPGA Delay Faults in the System Environment is Very Different from “Ordinary” Delay Fault Testing,” Proc. IEEE Int'l Online Test Workshop, 2001, pp. 37-40.

  14. A. Krasniewski, “Exploiting Reconfigurability for Effective Testing of Delay Faults in Sequential Subcircuits of LUT-Based FPGAs,” Proc. FPL, 2002, pp. 616-626.

  15. H. Michinishi, T. Yokohira, and T. Okamoto, “A Test Methodology for Interconnect Structures of LUT-Based FPGAs,” Proc. of Asian Test Symp., 1996, pp. 68-74.

  16. W. Quddus, A. Jas, and N.A. Touba, “Configuration Self-Test in FPGA-Based Reconfigurable Systems,” Proc. ISCAS'99, 1999, pp. 97-100.

  17. M. Renovell, P. Faure, J.M. Portal, J. Figueras, and Y. Zorian, “IS-FPGA: A New Symmetric FPGA Architecture with Implicit SCAN,” in Proc. IEEE Int'l Test Conf., 2001, pp. 924-931.

  18. M. Renovell and Y. Zorian, “Different Experiments in Test Generation for XILINX FPGAs,” in Proc. of Int'l Test Conf., 2000.

  19. T. Storey and W. Maly, “CMOS Bridging Fault Detection,” in Proc. of Int'l Test Conf., 1990, pp. 842-851.

  20. C. Stroud, S. Wijesuriya, C. Hamilton, and M. Abramovici, “Built-in Self-Test of FPGA Interconnect,” in Proc. of Int'l Test Conf., 1998, pp. 404-411.

  21. C. Stroud, S. Konala, C. Ping, and M. Abramovici, “Built-in Self-Test of Logic Blocks in FPGAs (Finally, a Free Lunch: BIST Without Overhead!),” Proc. of VLSI Test Symp., 1996, pp. 387-392.

  22. X. Sun, J. Xu, B. Chan, and P. Trouborst, “Novel Technique for Built-In-Self Test of FPGA Interconnects,” in Proc. of Int'l Test Conf., 2000.

  23. M.B. Tahoori and S. Mitra, “Automatic Configuration Generation for FPGA Interconnect Testing,” Proc. VLSI Test Symp., 2003.

  24. The Programmable Logic Data Book 2002, Xilinx Inc., 2002.

  25. Xilinx Easypath Solutions, http://www.xilinx.com/xlnx/xil prodcat product.jsp?title=v2 easypath, 2003.

  26. L. Zhang, C. Madigan, M. Moskewicz, and S. Malik, “Efficient Conflict Driven Learning in a Boolean Satisfiability Solver,” Proc. of ICCAD 2001, Nov. 2001.

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Northeastern University, Boston, MA, 02115

    Mehdi Baradaran Tahoori

Authors
  1. Mehdi Baradaran Tahoori
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Tahoori, M.B. Application-Specific Bridging Fault Testing of FPGAs. Journal of Electronic Testing 20, 279–289 (2004). https://doi.org/10.1023/B:JETT.0000029461.92122.e0

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/B:JETT.0000029461.92122.e0

Search

Navigation