Abstract
This work considers a SET (single event transient) fault simulation technique to evaluate the probability that a transient pulse, born in the combinational logic, may be latched in a storage cell. Fault injection procedures and a fast fault simulation algorithm for transient faults were implemented around an event driven simulator. A statistical analysis was implemented to organize data sampled from simulations. The benchmarks show that the proposed algorithm is capable of injecting and simulating a large number of transient faults in complex designs. Also specific optimizations have been carried out, thus greatly reducing the simulation time compared to a sequential fault simulation approach.
Similar content being viewed by others
References
J. Alt and U. Mahlstedt, “Simulation of non-Classical Faults on the Gate Level-Fault Modeling,” in IEEE. Proc., 1993.
L. Anghel, D. Alexandrescu, and M. Nicolaidis, “Evaluation of Soft Error Tolerance technique Based on Time and/or Space Redundancy,” in 13th Symposium on Integrated Circuits and Systems Design, Manaus, Brazil, 2000.
L. Anghel and M. Nicolaidis, “Cost Reduction and Evaluation of a Temporary Faults Detecting Technique,” Design, Automation and Test in EuropeParis, 2000.
M. Baze and S. Buchner, “Attenuation of Single Event Induced Pulses in CMOS Combinational Logic,” IEEE Trans. on Nuclear Science, vol. 44, no. 6, 1997.
H. Cha and J. Patel, “A Logic-Level Model for Alpha-Particle Hits in CMOS Circuits,” in Proc. Int. Conf. Computer Design, Oct. 1993, pp. 538–542.
G.C. Messenger, “Collection of Charge on Junction Nodes from Ion Tracks,” IEEE Trans. on Nuclear Science, vol. NS-29, no. 6, December 1982.
L.W. Massengill, A.E. Baranski, D.O.V. Nort, J. Meng, and B.L. Bhuva, “Analysis of Single-Event Effects in Combinational Logic-Simulation of the AM2901 Bitslice Processor,” IEEE Trans. on Nuclear Science, December 2000.
M. Nicolaidis, “Scaling Deeper to Submicron: On-Line Testing To The Rescue,” in Proc. FTCS-28, Munich, June 1998, pp. 299–301.
M. Nicolaidis and R. Perez, “Measuring the Width of Transient Pulses Induced by Ionizing Radiation,” in Proc. IEEE Int. Reliability Physics Symposium, Dallas, March 2003, pp. 56–59.
P. Shivakumar, M. Kistler, S.W. Keckler, D. Burger, and L. Alvisi, “Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic,” in Proc. Int Conf. on Dependable Systems and Networks, 2002.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Alexandrescu, D., Anghel, L. & Nicolaidis, M. Simulating Single Event Transients in VDSM ICs for Ground Level Radiation. Journal of Electronic Testing 20, 413–421 (2004). https://doi.org/10.1023/B:JETT.0000039608.48856.33
Issue Date:
DOI: https://doi.org/10.1023/B:JETT.0000039608.48856.33