Skip to main content
Log in

A New FPGA for DSP Applications Integrating BIST Capabilities

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This work proposes a new FPGA architecture, to meet the requirements of signal processing and testing of current system-on-chip designs. The proposed architecture provides the hardware reuse and the reconfigurability advantages of an FPGA, not only for the system functionality, but also for the system testing, while keeping the performance level required by current signal processing applications. This paper presents the new FPGA model, along with preliminary experimental results that clearly show the possible advantages at the system level of merging design and test in a reconfigurable device.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Altera, The Altera Advantage, San Jose: Altera Corporation, 1995, p. 679.

    Google Scholar 

  2. Altera, FIR Filters. Functional Specification 1, San Jose: Altera Corporation, 1996.

    Google Scholar 

  3. O. Bellile and E. Dujardin, “Architecture of a Programmable FIR Filter Co-Processor,” IEEE International Symposium on Circuits and Systems (ISCAS), 1998, pp. 433–436.

  4. A. Benso et al., “HD2BIST: A Hierarchical Framework for BIST Scheduling, Data Patterns Delivering and Diagnosis in SoCs,” International Test Conference, Oct. 2000, pp. 892–901.

  5. I. Burgess et al., “Practical Design Techniques for Memory BIST,” in Electronic Design, vol. 45, no. 10, pp. 106–109, 1997.

    Google Scholar 

  6. L. Carro et al., “Using Reconfigurability Features to BreakDown Test Costs: A Case Study,” 1st IEEE Latin American Test Workshop, Rio de Janeiro, 2000, pp. 209–214.

  7. K. Chakrabarty, “Design of System-on-a-Chip Test Access Architectures Using Integer Linear Programming,” VLSI Test Symposium, April 2000, pp. 127–134.

  8. C. Chen and J. Rabaey, “A Reconfigurable Multiprocessor IC for Rapid Prototyping of Algorithmic-Specific High-peed DSP Data Paths,” IEEE Journal of Solid-State Circuits, vol. 27, no. 12, pp. 1895–1904, 1992.

    Google Scholar 

  9. D. Cherepacha, “A Field-Programmable Gate Array Architecture Optimized for Datapaths,” Master Thesis of Applied Science. Department of Electrical and Computer Engineering. University of Toronto, Canada, 1994.

    Google Scholar 

  10. E. Cota et al., “Implementing a Self-Testing 8051 Microprocessor,” in 12th Symposium on Integrated Circuits and Systems Design (SBCCI),Natal, 1999, pp. 202–205.

  11. R.K. Gupta and Y. Zorian, “Introducing Core-Based System Design,” IEEE Design & Test of Computers, vol. 13, no. 4, pp. 15–25, 1997.

    Google Scholar 

  12. V. Iyengar and K. Chakrabarty, “Iterative Test Wrapper and Test Access Mechanism Co-optimization,” 5th IEEE Workshop on Testing Embedded Core-based Systems, Marina Del Rey, May 2001.

  13. Kaviani et al., “Computational Field Programmable Architecture,” Custom Integrated Circuits Conference (CICC98), Santa Clara, CA, May 1998.

  14. G. Kiefer and H.-J.Wunderlich, “Deterministic BIST with Multiple Scan Chains,” International Test Conference, Oct. 1998, pp. 910–917.

  15. E.J. Marinissen et al., “Towards a Standard for Embedded Core Test: an Example,” International Test Conference, October 1999, pp. 616–627.

  16. S. Mukherjee et al., “IPNC-Based Test Methodology (Part 1): A Case Study,” 2nd IEEE International Workshop on Testing Embedded Core-based Systems, Washington, Oct. 1998.

  17. P. Pirsch, Architectures for Digital Signal Processing, Chichester, England: John Wiley, 1998.

    Google Scholar 

  18. S. Ravi et al., “TAO-BIST: A Framework for Testability Analysis and Optimization of RTL Circuits for BIST,” VLSI Test Symposium, 1999, pp. 398–406.

  19. M. Renovell et al., “IS-FPGA: A New Symmetric FPGA Architecture with Implicit SCAN,” International Test Conference, Nov. 2001.

  20. R. Treuer and V. Agarwal, “Built-in Self-Diagnosis for Repairable Embedded RAMs,” IEEE Design & Test of Computers, vol. 10, no. 2, pp. 24–33, 1993.

    Google Scholar 

  21. Q. Wang, “An Array Architecture for Reconfigurable Datapaths,” Master Thesis of Applied Science. University of Toronto, 1993.

  22. Y. Zorian, “Test Requirements for Embedded Core-based Systems and IEEE P1500,” International Test Conference, Sept., 1997, pp. 191–199.

  23. Y. Zorian et al., “Core-Based Test: Methodology and Case Study,” European Test Workshop, Portugal, May 2000.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Gonsales, A., Lubaszewski, M., Carro, L. et al. A New FPGA for DSP Applications Integrating BIST Capabilities. Journal of Electronic Testing 20, 423–431 (2004). https://doi.org/10.1023/B:JETT.0000039609.00711.20

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/B:JETT.0000039609.00711.20

Navigation