Macromodelling of differential drivers
Macromodelling of differential drivers
- Author(s): I.S. Stievano ; I.A. Maio ; F.G. Canavero
- DOI: 10.1049/iet-cds:20045152
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): I.S. Stievano 1 ; I.A. Maio 1 ; F.G. Canavero 1
-
-
View affiliations
-
Affiliations:
1: Dipartimento di Elettronica, Politecnico di Torino, Torino, Italy
-
Affiliations:
1: Dipartimento di Elettronica, Politecnico di Torino, Torino, Italy
- Source:
Volume 1, Issue 1,
February 2007,
p.
34 – 40
DOI: 10.1049/iet-cds:20045152 , Print ISSN 1751-858X, Online ISSN 1751-8598
The development of macromodels of differential drivers for the prediction of the analogue operation of very high-speed digital communication links is explored. The macromodels are mathematical relations hiding the information on the internal structure of devices; they are estimated from port device responses and can be easily implemented in any circuit or analogue mixed-signal simulator as SPICE-like subcircuits or VHDL-AMS code descriptions. Accuracy and efficiency are assessed by applying the modelling procedure to actual devices.
Inspec keywords: hardware description languages; SPICE; digital communication; integrated circuit modelling; mixed analogue-digital integrated circuits; driver circuits
Other keywords:
Subjects: Power electronics, supply and supervisory circuits; Analogue circuit design, modelling and testing; Digital circuit design, modelling and testing; Semiconductor integrated circuit design, layout, modelling and testing; Mixed analogue-digital circuits
References
-
-
1)
- I.S. Stievano , I.A. Maio , F.G. Canavero . Parametric macromodels of digital I/O ports. IEEE Trans. Adv. Packag. , 2 , 255 - 264
-
2)
- Nguyen, D., Widrow, B.: `Improving the learning speed of 2-layer neural networks by choosing initial values of the adaptive weights', Proc. Int. Joint Conf. on Neural Netw. (IJCNN), 17–21 June 1990, San Diego, CA, USA, p. 21–26.
-
3)
- Gabara, T., Fischer, W., Werner, W., Siegel, S., Kothandaraman, M., Metz, P., Gradl, D.: `LVDS I/O buffers with a controlled reference circuit', Proc. 10th Ann. IEEE Int. ASIC Conf. Exhibit, 7–10 September 1997, Portland, OR, USA, p. 311–315.
-
4)
- Stievano, I.S., Canavero, F.G., Maio, I.A.: `On the behavioral modeling of integrated circuit output buffers', Proc. 12th IEEE Topical Meeting on Electrical Perform Electron Packaging, EPEP, 27–29 October 2003, Princeton, NJ, p. 281–284.
-
5)
- Young, B.: `An SOI CMOS LVDS driver and receiver pair', Proc. 2001 Symp. VLSI Circuits, 14–16 June 2001, Kyoto, Japan, p. 153–154.
-
6)
- Bloomingdale, C., Hendrickson, G.: `LVDS data outputs for high-speed analog-to-digital converters', 2001, Analog Devices Technical Paper.
-
7)
- Stievano, I.S., Maio, I.A., Canavero, F.G., Siviero, C.: `Behavioral macromodels of differential drivers with pre-emphasis', Proc. 9th IEEE Workshop on Signal Propagation on Interconnects, 10–13 May 2005, Garmisch-Partenkirchen, Germany, p. 129–132.
-
8)
- `Electrical characteristics of low voltage differential signaling (LVDS) interface circuits', ANSI/TIA/EIA-644, March 1996.
-
9)
- J. Sjöberg . Nonlinear black-box modeling in system identification: a unified overview. Automatica , 12 , 1691 - 1724
-
10)
- Hegazy, H., Korany, M.: `IBIS modeling of LVDS buffers', November 2002, Mentor Graphics Technical Paper.
-
11)
- `IEEE Standard VHDL Analog and Mixed-Signal Extensions', IEEE std. 1076.1-1999, 18 March 1999, IEEE std. 1076.1-1999.
-
12)
- I/O Buffer Information Specification (IBIS) Ver. 4.1, January 2004. Available online at: http://www.eigroup.org/ibis/ibis.htm.
-
13)
- E. Christen , K. Bakalar . VHDL-AMS—a hardware description language for analog and mixed-signal applications. IEEE Trans. Circuits Syst. II , 10 , 1263 - 1271
-
14)
- A. Boni , A. Pierazzi , D. Vecchi . LVDS I/O interface for Gb/s-per-pin operation in 0.35 µm CMOS. IEEE J. Solid-State Circuits , 4 , 706 - 711
-
15)
- A. Muranyi . (2003) Introduction to IBIS models and IBIS model making.
-
16)
- M.T. Hagan , M. Menhaj . Training feedforward networks with the Marquardt algorithm. IEEE Trans. Neural Netw. , 6 , 989 - 993
-
17)
- `IEEE Standard for Low Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI)', IEEE std. 1596.3-1996, 1996.
-
1)