Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Model order reduction by Miller's theorem and root localisation

Model order reduction by Miller's theorem and root localisation

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Model order reduction is a critical subject in the area of bottom-up behavioural modelling. A new method for model order reduction, which is the combination of classical Miller's theorem and the root localisation (RL) algorithm, is introduced. This method is based on frequency-independent Miller's theorem, RL and signal-path tracing algorithms. The first step of the presented procedure identifies the significant nodes in a circuit, discarding those deemed insignificant. Next, Miller's theorem, RL and a set of predefined simplification rules are applied, creating an order-reduced equivalent circuit. Such an approach maintains the capability of representing both the linear and nonlinear, the static and dynamic behaviours of the original circuit. This method can also be used to identify the topological nodes that have strong nonlinear dynamic behaviours. Finally, the extension of the simplified circuit to represent the nonlinear behaviour of the original circuits is presented.

References

    1. 1)
      • J. Roychowdhury . Reduced-order modeling of time-varying systems. IEEE Trans. Circuit Syst. II, Analog Digit. Signal Process. , 10 , 1273 - 1288
    2. 2)
      • Ning, D., Roychowdhury, J.: `Piecewise polynomial nonlinear model reduction', Proc. Design Automation Conference (DAC), June 2003, p. 484–489.
    3. 3)
      • G. Shi , C.-J. Richard Shi . Model-order reduction by dominant subspace projection: error bound, subspace computation, and circuit applications. IEEE Trans. Circuits Syst. I, Regul. Pap. , 5 , 975 - 993
    4. 4)
    5. 5)
      • Zheng, W., Feng, Y., Huang, X.: `ASCEND: automatic bottom-up behavioral modeling tool for analog circuits', IEEE International Symp., ISCAS 2005, May 2005, 5, p. 5186–5189.
    6. 6)
      • Grimme, E.J.: `Krylov projection methods for model reduction', 1997, PhD, University of Illinois at Urbana-Champaign, Urbana-Champaign, IL.
    7. 7)
      • S.M. Potirakis , G.E. Alexakis . An accurate calculation of Miller effect on the frequency response and on the input and output impedances of feedback amplifiers. IEEE Trans. Circuits Syst. , 8 , 491 - 495
    8. 8)
      • P. Antognetti , G. Massobrio . (1988) Semiconductor device modeling with SPICE.
    9. 9)
      • M. Rewienski , J. White . A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices. IEEE Trans. CAD Integr. Circuits Syst. , 2 , 155 - 170
    10. 10)
      • Li, P., Pileggi, L.T.: `NORM: compact model order reduction of weakly nonlinear systems', Proc. IEEE DAC, June 2003, p. 472–477.
    11. 11)
      • Batra, R., Li, P., Pileggi, L.T.: `A methodology for analog circuit macromodeling', Proc. BMAS, October 2004, p. 41–46.
    12. 12)
      • A.S. Sedra , K.C. Smith . (1998) Microelectronic circuits.
    13. 13)
      • Phillips, J., Silveira, L.M.: `Poor man's TBR: a simple model reduction scheme', Proc. DATE, February 2004, 2, p. 938–943.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20050216
Loading

Related content

content/journals/10.1049/iet-cdt_20050216
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address