Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

On-chip evaluation, compensation and storage of scan diagnosis data

On-chip evaluation, compensation and storage of scan diagnosis data

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Technology and product ramp-up suffers increasingly from systematic production defects. Diagnosis of scan-test fail data plays an important role in yield enhancement, as diagnosis of scan fail data helps to understand and overcome systematic production defects. Acquisition of scan fail data during high-volume production may lead to significant test time overhead. A new on-chip architecture is presented that evaluates scan-test results and stores relevant scan diagnostic information on chip. Scan diagnostic data is unloaded for offline analysis after the scan test has been finished. Unloading scan diagnostic data from chip requires only very little test time overhead. Moreover, the proposed technique is automatic test equipment independent and accelerates test program development. A detailed implementation example, based on a state-of-the-art SoC device, is given.

References

    1. 1)
      • Keller, B., Barnhart, C., Brunkhorst, V., Distler, F., Ferko, A., Farnsworth, O., Koenemann, B.: `OPMISR: The foundation for compressed ATPG vectors', Proc. Int. Test Conf, October 2001, Baltimore, USA, p. 748–757.
    2. 2)
      • Leininger, A., Muhmenthaler, P., Cheng, W.-T., Tamarapalli, N., Yang, W., Tsai, H.: `Compression mode diagnosis enables high volume monitoring diagnosis flow', Proc. Int. Test Conf, November 2005, Austin, USA, Paper 7.3.
    3. 3)
      • Rehani, M., Abercrombie, D., Madge, R., Teisher, J., Saw, J.: `ATE data collection – A comprehensive requirements proposal to maximize ROI of test', Proc. Int. Test Conf, October 2004, Charlotte, USA, p. 181–189.
    4. 4)
    5. 5)
      • Saluja, K.K., Karpovsky, M.: `Testing computer hardware through data compression in space and time', Proc. Int. Test Conf, October 1983, Philadelphia, USA, p. 83–89.
    6. 6)
      • Rajski, J., Tyszer, J., Kassab, M., Mukherjee, N., Thompson, R., Tsai, K.-H., Hertwig, A., Tamarapalli, N., Mrugalski, G., Eide, G., Qian, J.: `Embedded deterministic test for low cost manufacturing test', Proc. Int. Test Conf, October 2002, Baltimore, USA, p. 301–310.
    7. 7)
      • Mrugalski, G., Pogiel, A., Rajski, J., Tyszer, J., Wang, C.: `Fault diagnosis in designs with convolutional compactors', Proc. Int. Test Conf, October 2004, Charlotte, USA, p. 498–507.
    8. 8)
      • T. Jackson . A volume diagnostics-driven yield improvement methodology. Semicond. Manuf. , 9 , 42 - 44
    9. 9)
      • Hora, C., Segers, R., Eichenberger, S., Lousberg, M.: `On a statistical fault diagnosis approach enabling fast yield ramp-up', Proc. Eur. Test Workshop, May 2002, Corfu, Greece, p. 193–198.
    10. 10)
      • Poehl, F., Beck, M., Arnold, R., Muhmenthaler, P., Tamarapalli, N., Kassab, M., Mukherjee, N., Rajski, J.: `Industrial experience with adoption of EDT for low-cost test without concessions', Proc. Int. Test Conf, October 2003, Charlotte, USA, p. 1211–1220.
    11. 11)
      • Mitra, S., Kim, K.S.: `X-Compact: an efficient response compaction technique for test cost reduction', Proc. Int. Test Conf, October 2002, Baltimore, USA, p. 311–320.
    12. 12)
      • Hsu, F., Butler, K., Patel, J.: `A case study on the implementation of the illinois scan architecture', Proc. Int. Test Conf, October 2001, Baltimore, USA, p. 538–547.
    13. 13)
      • Arnold, R., Leininger, A.: `Evaluating ATE-equipment for volume diagnosis', Proc. Int. Test Conf, November 2005, Austin, USA, Paper 41.1.
    14. 14)
      • Wohl, P., Waicukauski, J., Patel, S., Amin, M.: `X-Tolerant compression and application of scan-ATPG patterns in a BIST architecture', Proc. Int. Test Conf, October 2003, Charlotte, USA, p. 727–736.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20060129
Loading

Related content

content/journals/10.1049/iet-cdt_20060129
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address