Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Server-based execution of periodic tasks on dynamically reconfigurable hardware

Server-based execution of periodic tasks on dynamically reconfigurable hardware

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

A prototype system that executes a set of periodic real-time tasks utilising dynamic hardware reconfiguration is presented. The proposed scheduling technique, merge server distribute load (MSDL), is not only able to give an offline guarantee for the feasibility of the task set, but also minimises the number of device configurations. After describing this technique, the schedulability analysis is extended to cover different runtime system overheads, including the device reconfiguration time. Then, a light-weight runtime system that performs the online part of the MSDL scheduling technique is detailed. The runtime system is implemented entirely in hardware. Finally, the corresponding synthesis tool flow is outlined and the overhead posed by the runtime system is reported.

Inspec keywords: reconfigurable architectures; resource allocation

Other keywords: device reconfiguration time; server-based execution; runtime system overheads; schedulability analysis; merge server distribute load; light-weight runtime system; scheduling technique; synthesis tool flow; dynamic hardware reconfiguration; dynamically reconfigurable hardware; periodic real-time tasks

Subjects: Distributed systems software; Computer architecture

References

    1. 1)
      • Danne, K.: `Memory management to support multitasking on FPGA based systems', Proc. Int. Conf. on Reconfigurable Computing and FPGAs (ReConFig), 2004, Mexican Society of Computer Science, SMCC.
    2. 2)
      • Pellizzoni, R., Caccamo, M.: `Adaptive allocation of software and hardware real-time tasks for FPGA-based embedded systems', 12thIEEE Real-Time and Embedded Technology and Applications Symp. (RTAS), 2006, p. 208–220.
    3. 3)
      • Kalte, H., Porrmann, M.: `Context saving and restoring for multitasking in reconfigurable systems', Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), 2005, IEEE CS Press, p. 223–228.
    4. 4)
    5. 5)
      • C. Steiger , H. Walder , M. Platzner . Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks. IEEE Trans. Comput. , 11 , 1392 - 1407
    6. 6)
      • Danne, K., Platzner, M.: `Memory-demanding periodic real-time applications on FPGA computers', Work-in-Progress Proc. 17th Euromicro Conf. on Real-Time Systems (ECRTS), 2005.
    7. 7)
    8. 8)
      • K. Bazargan , R. Kastner , M. Sarrafzadeh . Fast template placement for reconfigurable computing systems. IEEE Design Test Comput. , 68 - 83
    9. 9)
    10. 10)
      • Danne, K., Mühlenbernd, R., Platzner, M.: `Executing hardware tasks on dynamically reconfigurable devices under real-time conditions', Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), 2006, IEEE CS Press.
    11. 11)
      • Simmler, H., Levinson, L., Manner, R.: `Multitasking on FPGA coprocessors', Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), Springer, 2000, p. 121–130.
    12. 12)
      • Lysaght, P., Blodget, B., Mason, J., Young, J., Bridgeford, B.: `Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration on XILINX FPGAs', Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), IEEE CS Press, 2006, p. 12–17.
    13. 13)
    14. 14)
      • G.C. Buttazzo . (2005) , Hard real-time computing systems: predictable scheduling algorithms and applications.
    15. 15)
      • Danne, K., Platzner, M.: `A Heuristic approach to schedule periodic real-time tasks on reconfigurable hardware', Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), IEEE CS Press, 2005, p. .
    16. 16)
      • Walder, H., Platzner, M.: `Reconfigurable hardware operating systems: from design concepts to realizations', Proc. 3rd Int. Conf. on Engineering of Reconfigurable Systems and Architectures (ERSA), 2003, CSREA Press, p. 284–287.
    17. 17)
      • Chen, G., Kandemir, M., Sezer, U.: `Configuration-sensitive process scheduling for FPGA-based computing platforms', Proc. Conf. on Design, Automation and Test in Europe (DATE), 2004, IEEE CS Press.
    18. 18)
      • Brebner, G., Diessel, O.: `Chip-based reconfigurable task management', Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), 2001, Springer, p. 182–191.
    19. 19)
      • XILINX LogicCore 1-D Discrete Cosine Transformation V2.1, Xilinx, 2002.
    20. 20)
      • Danne, K., Platzner, M.: `An EDF schedulability test for periodic tasks on reconfigurable hardware devices', Proc. ACM SIGPLAN/SIGBED Conf. on Languages, 2006, Compilers, and Tools for Embedded Systems (LCTES).
    21. 21)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20060186
Loading

Related content

content/journals/10.1049/iet-cdt_20060186
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address