Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

High-performance, low-latency field-programmable gate array-based floating-point adder and multiplier units in a Virtex 4

High-performance, low-latency field-programmable gate array-based floating-point adder and multiplier units in a Virtex 4

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

There is increasing interest about floating-point arithmetics in field programmable gate arrays (FPGAs) because of the increase in their size and performance. FPGAs are generally good at bit manipulations and fixed-point arithmetics, but they have a harder time coping with floating-point arithmetics. An architecture used to construct high-performance floating-point components in a Virtex-4 FPGA is described in detail. Floating-point adder/subtracter and multiplier units have been constructed. The adder/subtracter can operate at a frequency of 377 MHz in a Virtex-4SX35 (speed grade −12).

References

    1. 1)
      • Xilinx . (2007) XtremeDSP for Virtex-4 FPGAs user guide.
    2. 2)
      • R. Mosher . FPGA prototyping to structured ASIC production to reduce cost, risk and TTM.
    3. 3)
      • Xilinx . (2006) Floating-point operator v3.0.
    4. 4)
      • Ieee, : `IEEE standard for binary floating-point arithmetic', Technical report, 1985.
    5. 5)
      • P. Messner , R. Bodenner . Accelerating scientific application using FPGAS. Xcell , 57 , 70 - 73
    6. 6)
      • Brunelli, C., Garzia, F., Nurmi, J., Mucci, C., Campi, F., Rossi, D.: `A FPGA implementation of an open-source floating-point computation system', Proc. 2005 Int. Symp. System-on-Chip, 2005, p. 29–32.
    7. 7)
    8. 8)
      • H.-J. Oh , S.M. Mueller , C. Jacobi , K.D. Tran , S.R. Cottier , B.W. Michael . A fully pipelined single-precision floating-point unit in the synergistic processor element of a cell processor. Solid-State Circuits IEEE J. , 4 , 759 - 771
    9. 9)
      • R. Andraka . Supercharge your DSP with ultra-fast floating point ffts. DSP Magazine , 3 , 42 - 44
    10. 10)
      • Santoro, M.R., Bewick, G., Horowitz, M.A.: `Rounding algorithms for IEEE multipliers', Proc. 9th Symp. Computer Arithmetic, 1989, p. 176–183.
    11. 11)
      • Karlstrom, P., Ehliar, A., Liu, D.: `High performance, low latency FPGA based floating point adder and multiplier units in a virtex 4', Norchip Conf., 2006, p. 31–34.
    12. 12)
      • J. Detrey , F. De Dinechin . A parameterized floating-point exponential function for FPGAS. IEEE Int. Conf. Field-Programmable Technology , 27 - 34
    13. 13)
      • G. Govindu , L. Zhuo , S. Choi , V. Prasanna . (2004) Analysis of high-performance floating-point arithmetic on FPGAS’. Proc. 18th Int. Symp. Parallel and Distributed Processing.
    14. 14)
      • Catanzaro, B., Nelson, B.: `Higher radix floating-point representations for fpga-based arithmetic', Proc. 13th Annual IEEE Symp. Field-programmable Custom Computing Machines (FCCM'05), 2005, Washington, DC, USA, IEEE Computer Society, p. 161–170.
    15. 15)
      • Nallatech . (2002) Nallatech floating point cores’. Nallatech.
    16. 16)
      • (2008) Virtex-4 user guide.
    17. 17)
      • Schwarz, E.M., Schmookler, M., Trong, S.D.: `Hardware implementations of denormalized numbers', Proc. 16th IEEE Symp. Computer Arithmetic, 2003, p. 70–78.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20070075
Loading

Related content

content/journals/10.1049/iet-cdt_20070075
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address