Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Implementation of elementary functions for logarithmic number systems

Implementation of elementary functions for logarithmic number systems

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Computations in logarithmic number systems require realisations of four different elementary functions. In the current paper the authors use a recently proposed approximation method based on weighted sums of bit-products to realise these functions. It is shown that the considered method can be used to efficiently realise the different functions. Furthermore, a transformation is proposed to improve the results for functions with logarithmic characteristics. Implementation results shows that significant savings in area and power can be obtained using optimisation techniques.

References

    1. 1)
      • Johansson, K., Gustafsson, O., Wanhammar, L.: `Low power architectures for sine and cosine computation using a sum of bit-products', Proc. IEEE NorChip Conf., 21–22 November 2005, Oulu, Finland, p. 161–164.
    2. 2)
    3. 3)
      • Johansson, K., Gustafsson, O., Wanhammar, L.: `Approximation of elementary functions using a weighted sum of bit-products', Proc. IEEE Int. Symp. Circuits Syst., 21–24 May 2006, Kos Island, Greece, p. 795–798.
    4. 4)
      • I. Koren . (1993) Computer arithmetic algorithms.
    5. 5)
    6. 6)
      • Sacha, J.R., Irwin, M.J.: `The logarithmic number system for strength reduction in adaptive filtering', Proc. Int. Symp. Low Power Electronics Design, 10–12 August 1998, Monterey, CA, p. 256–261.
    7. 7)
      • Wan, Y., Wey, C.-L.: `Efficient algorithms for binary logarithmic conversion and addition', Proc. IEEE Int. Symp. Circuits Syst., 31 May–3 June 1998, Monterey, CA, 5, p. 233–236.
    8. 8)
    9. 9)
    10. 10)
      • Basetas, C.h., Kouretas, I., Paliouras, V.: `Low-power digital filtering based on the logarithmic number system', Proc. IEEE Int. Workshop Power Timing Modeling Optimization Simulation, 3–5 September 2007, Gothenburg, Sweden, p. 546–555.
    11. 11)
    12. 12)
      • Wanhammar, L., Johansson, K., Gustafsson, O.: `Efficient sine and cosine computation using a weighted sum of bitproducts', European Conf. Circuit Theory Design, Cork, 28 August–2 September 2005, Ireland, 1, p. 139–142.
    13. 13)
      • Gustafsson, O., Johansson, K., Wanhammar, L.: `Optimization and quantization effects for sine and cosine computation using a sum of bit-products', Asilomar Conf. Signals, Syst., Comp, 30 October–2 November 2005, Pacific Grove, CA, p. 1347–1351.
    14. 14)
    15. 15)
      • Detrey, J., de Dinechin, F.: `A VHDL library of LNS operators', Proc. 37th Asilomar Conf. Signals, Syst. and Comp., 9–12 November 2003, 2, p. 2227–2231.
    16. 16)
      • Lam, S.K., Chaudhary, D.K., Srikanthan, T.: `Low cost logarithmic techniques for high-precision computations', Proc. IEEE Int. Symp. Circuits Syst., 25–28 May 2003, Bangkok, Thailand, 5, p. 125–128.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt_20070080
Loading

Related content

content/journals/10.1049/iet-cdt_20070080
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address