Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Memory-centric network-on-chip for power efficient execution of task-level pipeline on a multi-core processor

Memory-centric network-on-chip for power efficient execution of task-level pipeline on a multi-core processor

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

For flexible mapping of various task-level pipelines on a multi-core processor, the authors proposed the memory-centric network-on-chip (NoC). The memory-centric NoC manages producer–consumer data transactions between the tasks in the case of task-level pipelines are distributed over multiple processing cores. Since the memory-centric NoC manages the data transactions, it relieves burden of the software running on the processing cores and this results in power-efficient execution of task-level pipeline. To prove advantages of the memory-centric NoC, the authors implemented a multi-core processor based on the memory-centric NoC.

References

    1. 1)
      • Kim, D., Kim, K., Kim, J.Y.: `Implementations of memory-centric NoC for 81.6 GOPS object recognition processor', Proc. IEEE Asian Solid States Circuits Conf., November 2007, p. 47–50.
    2. 2)
      • W.J. Dally , U.J. Kapasi , B. Khailany . Stream processors: programmability with efficiency. ACM Queue , 1 , 52 - 62
    3. 3)
      • D.G. Lowe . Distinctive image features from scale-invariant key points. ACM Int. J. Comput. Vis. , 2 , 91 - 110
    4. 4)
      • Stackhouse, B., Cherkauer, B., Gowan, M.: `A 65-nm 2-billion-transistor quad-core Itanium', Digest of Technical Papers, IEEE Int. Solid-State Circuits Conf., February 2008, 51, p. 92–598.
    5. 5)
      • L. Seiler , D. Carmean , E. Sprangle . Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Graph. , 3
    6. 6)
      • Mattson, T., Michael, W.: `Parallel programming: can we PLEASE get it right this time?', Proc. 45th ACM/EDAC/IEEE Design Automation Conf., June 2008, p. 7–11.
    7. 7)
    8. 8)
      • Gangwal, O.P., Nieuwland, A., Lippens, P.A.: `Scalable and flexible data synchronization scheme for embedded HW-SW shared-memory systems', Proc. IEEE Int. Symp. System Synthesis, 2001, p. 1–6.
    9. 9)
      • E. Lindholm , J. Nickolls , S. Oberman . NVIDIA tesla: a unified graphics and computing architecture. IEEE Micro. , 2 , 39 - 55
    10. 10)
      • van den Brand, J.W., Bekooij, M.: `Streaming consistency: a model for efficient MPSoC design', IEEE 10th Euro Micro Conf. Digital System Design Architectures, Methods and Tools, August 2007, p. 27–34.
    11. 11)
      • Kim, D., Kim, K., Kim, J.Y.: `An 81.6 GOPS object recognition processor based on NoC and visual image processing memory', Proc. IEEE Custom Integrated Circuits Conf., September 2007, p. 443–446.
    12. 12)
    13. 13)
      • Bell, S., Edwards, B., Amann, J.: `TILE64™ processor: A 64-core SoC with mesh interconnect', Digest of Technical Papers, IEEE Int. Solid-State Circuits Conf., February 2008, 51, p. 88–598.
    14. 14)
      • T.R. Jacobs , V.A. Chouliaras , D.J. Mulvaney . Thread-parallel MPEG-2, MPEG-4 and H.264 video encoders for SoC multi-processor architectures. IEEE Trans. Consum. Electron. , 1 , 269 - 275
    15. 15)
      • A. Nieuwland , J. Kang , O.M. Gangwal . (2002) C-HEAP A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems.
    16. 16)
      • Taylor, M.B., Lee, W., Miller, J.: `Evaluation of the RAW microprocessor: an exposed-wire-delay architecture for ILP and streams', Proc. ACM/IEEE Int. Symp. Computer Architecture, June 2004, p. 2–13.
    17. 17)
      • Kim, D., Kim, K., Kim, J.Y.: `Vision platform for mobile intelligent robots based on 81.6 GOPS object recognition processor', Proc. 45th ACM/EDAC/IEEE Design Automation Conf., June 2008, p. 96–101.
    18. 18)
      • E.B. Van der Tol , E.G.T. Jaspers . Mapping of MPEG-4 decoding on a flexible architecture platform. SPIE , 1 - 13
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2008.0085
Loading

Related content

content/journals/10.1049/iet-cdt.2008.0085
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address