Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Fault tolerance for nanotechnology devices at the bit and module levels with history index of correct computation

Fault tolerance for nanotechnology devices at the bit and module levels with history index of correct computation

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

  • Author(s): Y. Dotan 1 ; N. Levison 2 ; D. Lilja 3
    • View affiliations
    • Affiliations: 1: Department of Electrical and Computers Engineering, Ruppin Academic Center, Emek-Hefer, Isreal
      2: School of Electrical Engineering, Tel-Aviv University, Tel-Aviv, Israel
      3: Department of Electrical and Computers Engineering, University of Minnesota, Minneapolis, USA
  • Source: Volume 5, Issue 4, July 2011, p. 221 – 230
    DOI:  10.1049/iet-cdt.2010.0009 , Print ISSN 1751-8601, Online ISSN 1751-861X
© The Institution of Engineering and Technology
Published

Future nano-scale devices are expected to shrink to ever smaller dimensions, to operate at low voltages and high frequencies, to be more sensitive to environmental influences and to be characterised by high dynamic fault rates and defect densities. Fundamentally new fault-tolerant architectures are required in order to produce reliable systems that will operate correctly. Simple replication of micro-architecture blocks will no longer suffice, as all replicated blocks will have faults. The history index of correct computation (HICC) is examined in a recursive and non-recursive fault-tolerant approach at the bit and module levels to identify reliable blocks on-the-fly and forward their computation results, while ignoring results from unreliable blocks. Simulation results show that recursive and non-recursive HICC offers the best resilience to faults when faults are non-uniformly distributed among redundant blocks. A correct computation rate of 99% is achieved using the recursive HICC when decision units at the bit and module levels are fault free, despite an average fault injection rate of 20% compared to a 68% correct computation rate for the recursive triple modular redundancy voter. When faults are injected everywhere in the design, the non-recursive HICC supports the best correct computation percentage. The effect of circuit size and history indices are also examined and discussed.

Inspec keywords: fault tolerance; nanotechnology

Other keywords: nanotechnology devices; recursive triple modular redundancy voter; fault tolerance; reliable systems; history index of correct computation; nanoscale devices

Subjects: Maintenance and reliability; Nanotechnology industry

References

    1. 1)
      • Semiconductor Research Corporation: SRC research needs doc. for 2002–2007, available at http://www.src.org/fr/current_calls.asp, June 2002.
    2. 2)
    3. 3)
      • S.K. Shukla , R.I. Bahar . (2004) Nano, quantum and molecular computing.
    4. 4)
    5. 5)
      • Semiconductor Research Corporation: International Technology Roadmap for Semiconductors, San Jose, CA. available at http://www.itrs.net/Links/2006ITRS/ERD2006.pdf.
    6. 6)
      • J. Von Neumann . (1956) Probabilistic logic and the synthesis of reliable organisms from unreliable components, Automata Studies.
    7. 7)
      • P.K. Lala . (2001) Self-checking and fault-tolerant digital design.
    8. 8)
    9. 9)
      • M. Mishra , S.C. Goldstein . Defect tolerance at the end of the roadmap. ITC , 1201 - 1211.
    10. 10)
      • Kammins, T.I., Wiliams, R.S.: `Trends in nano technology: self-assembly and defect tolerance', Proc. NSF Partnership in Nanotechnology Conf., January 2001.
    11. 11)
      • J. Carruthers , D. Hammerstrom , B. Colwell , G. Bourianoff , V. Zhirnov . Computer architectures for nanoscale devices.
    12. 12)
    13. 13)
      • Jacome, M., He, C., de Vecinia, G., Vijansky, S.: `Defect tolerant probabilistic design paradigm for nanotechnologies', Proc. IEEE 41st Annual Conf. Design Automation, ACM, June 2004.
    14. 14)
      • M. Mishra , S.C. Goldstein . Scalable defect tolerance for molecular electronics. First Workshop on Non-Silicon Computing
    15. 15)
      • Wang, T., Qi, Z., Moritz, C.A.: `Opportunities and challenges in application-tuned circuits and architectures based on nanodevices', First ACM Conf. Computer Frontier, 2004, p. 503–511.
    16. 16)
      • N. Cohen , T.S. Sriram , N. Leland . Soft error considerations for deep-submicron CMOS circuit applications. IEEE Int. Electron Devices Meeting Technical Digest , 315 - 318.
    17. 17)
      • Goldstein, S.C., Budiu, M.: `Nanofabrics: spatial computing using molecular electronics', Proc. ISCA, July 2001, p. 178–191.
    18. 18)
    19. 19)
      • R.I. Bahar , D. Hammerstrom , J. Harlow . Architectures for silicon nanoelectronics and beyond. IEEE Computer , 1 , 25 - 33
    20. 20)
      • Bahar, R.I.: `Trends and future directions in nano structure-based computing and fabrication', Proc. IEEE Int. Conf. Computer Design, 2006, p. 522–527.
    21. 21)
      • DeHon, A., Likharev, K.K.: `Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation', IEEE/ACM Int. Conf. Computer Aided Design, 2005, p. 375–382.
    22. 22)
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2010.0009
Loading

Related content

content/journals/10.1049/iet-cdt.2010.0009
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address