Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Sizes of test sets for path delay faults using strong and weak non-robust tests

Sizes of test sets for path delay faults using strong and weak non-robust tests

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The trade-off between strong and weak non-robust tests for path delay faults considering test quality, test set size and fault coverage is discussed. It is noted that strong non-robust tests detect more combinations of delay defects. However, weak non-robust tests result in smaller test sets, and more path delay faults are detectable by weak non-robust tests. A test generation strategy that mixes strong and weak non-robust tests based on this trade-off is described. Under the proposed strategy, test generation starts by generating strong non-robust tests. When the number of faults detected by each additional test drops below a certain level, indicating that low levels of compaction are achieved, test generation switches to weak non-robust tests. The authors study appropriate switching points experimentally by using a test selection procedure to construct mixed test sets. They also consider the effects of adding power constraints on the mix of strong and weak non-robust tests.

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
      • Xiang, D., Li, K., Fujiwara, H., Sun, J.: `Generating compact robust and non-robust tests for complete coverage of path delay faults based on stuck-at tests', Proc. Int. Conf. Computer Design, 2007, p. 446–451.
    5. 5)
      • Bose, S., Agrawal, P., Agrawal, V.D.: `Generation of compact delay tests by multiple path activation', Proc. Int. Test Conf., 1993, p. 714–723.
    6. 6)
      • N. Jha , S. Gupta . (2003) Testing of digital systems.
    7. 7)
      • Park, E.S., Mercer, M.R.: `Robust and nonrobust tests for path delay faults in combinational circuits', Proc. Int. Test Conf., 1987, p. 1027–1034.
    8. 8)
      • Fukunaga, M., Kajihara, S., Wen, X., Maeda, T., Hamada, S., Sato, Y.: `A dynamic test compaction procedure for high-quality path delay testing', Proc. Asia and South Pacific Conf. on Design Autom., 2006.
    9. 9)
      • Kajihara, S., Fukunaga, M., Wen, X., Maeda, T., Hamada, S., Sato, Y.: `Path delay test compaction with process variation tolerance', Proc. Design Autom. Conf., 2005, p. 845–850.
    10. 10)
      • Reddy, S.M., Reddy, M.K., Agrawal, V.D.: `Robust tests for stuck-open faults in CMOS combinational logic circuits', Proc. Int. Symp. on Fault-Tolerant Computing, 1984, p. 44–49.
    11. 11)
      • Saxena, J., Pradhan, D.K.: `A method to derive compact test sets for path delay faults in combinational circuits', Proc. Int. Test Conf., 1993, p. 724–733.
    12. 12)
      • Butler, K.M., Saxena, J., Jain, A., Fryars, T., Lewis, J., Hetherington, G.: `Minimizing power consumption in scan testing: pattern generation and DFT techniques', Proc. Int. Test Conf., 2004, p. 355–364.
    13. 13)
      • Smith, G.L.: `Model for delay faults based upon paths', Proc. Int. Test Conf., 1985, p. 342–349.
    14. 14)
      • Reddy, L.N.: `Compact test sets for digital logic circuits', August 1992, PhD, University of Iowa, ECE Department.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2010.0049
Loading

Related content

content/journals/10.1049/iet-cdt.2010.0049
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address