Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Long-run order-independence of vector-based transition systems

Long-run order-independence of vector-based transition systems

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Computers & Digital Techniques — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Semantics of many specification languages, particularly those used in the domain of hardware, is described in terms of vector-based transition systems. In such transition systems, each macro-step transition is labeled by a vector of inputs in which several inputs may change simultaneously. Each macro-step can thus be decomposed into a number of micro-steps, considering one input change at a time. This is akin to an interleaving semantics, where a concurrent step is represented by an interleaving of its constituting components. In this paper, the authors present abstract criteria on vector-based transition systems, which guarantee the next state computation to be independent of the execution order of micro-steps. If these abstract criteria are satisfied, then state-space generation or exploration algorithms only need to consider one representative among all possible permutations of micro-steps. For most practical applications only the system's long-run behaviour is of relevance and the transient start-up phase can be ignored. Hence, the authors customise their generic techniques to focus on the long-run behaviour and identify orders of interleaving input changes that may behave differently during start-up, but compute the same next states in the long-run behaviour. Applicability of the developed abstract criteria is demonstrated for specifications of transistor netlists.

References

    1. 1)
      • Peled, D.: `Ten years of partial order reduction', Proc. Tenth Int. Conf. on Computer Aided Verification (CAV 1998), 1998, p. 17–28, (LNCS, 1427).
    2. 2)
      • Kundu, S., Ganai, M.K., Gupta, R.: `Partial order reduction for scalable testing of SystemC TLM designs', Proc. 45th Annual Design Automation Conf. (DAC 2008), 2008, p. 936–941.
    3. 3)
      • (2003) Term rewriting systems.
    4. 4)
      • Keller, R.M.: `A fundamental theorem of asynchronous parallel computation', Proc. Sagamore Computer Conf., 1975, p. 102–112, (LNCS, 24).
    5. 5)
      • Raffelsieper, M., Mousavi, M.R., Roorda, J.-W., Strolenberg, C., Zantema, H.: `Formal analysis of non-determinism in verilog cell library simulation models', Proc. 14th Int. Workshop on Formal Methods for Industrial Critical Systems (FMICS 2009), 2009, p. 133–148, (LNCS, 5825).
    6. 6)
      • Nangate Inc.: Open Cell Library v2008_10 SP1, 2008. Available at http://www.nangate.com/openlibrary/.
    7. 7)
      • Raffelsieper, M., Roorda, J.-W., Mousavi, M.R.: `Model checking Verilog descriptions of cell libraries', Proc. Ninth Int. Conf. on Application of Concurrency to System Design (ACSD 2009), 2009, p. 128–137.
    8. 8)
      • Helmstetter, C., Maraninchi, F., Maillet-Contoz, L., Moy, M.: `Automatic generation of schedulings for improving the test coverage of systems-on-a-chip', Proc. Sixth Int. Conf. on Formal Methods in Computer Aided Design (FMCAD 2006), 2006, p. 171–178.
    9. 9)
    10. 10)
      • G.H. Mealy . A method for synthesizing sequential circuits. Bell Syst. Tech. J. , 1045 - 1079
    11. 11)
    12. 12)
      • F. Baader , T. Nipkow . (1998) Term rewriting and all that.
    13. 13)
      • Nagel, L.W., Pederson, D.O.: `SPICE (Simulation Program with Integrated Circuit Emphasis)', 1973, Technical report UCB/ERL M382, EECS Department, University of California, Berkeley.
    14. 14)
      • Raffelsieper, M., Mousavi, M.R., Zantema, H.: `Order-independence of vector-based transition systems', Proc. Tenth Int. Conf. on Application of Concurrency to System Design (ACSD 2010), 2010, p. 115–123.
    15. 15)
      • E.F. Moore . Gedanken-experiments on sequential machines. Ann. Math. Stud. , 129 - 153
    16. 16)
      • (2006) IEEE standard for Verilog hardware description language.
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cdt.2010.0156
Loading

Related content

content/journals/10.1049/iet-cdt.2010.0156
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address