Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Design philosophy for self-repair of electronic systems using the UML

Design philosophy for self-repair of electronic systems using the UML

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IEE Proceedings - Software — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© IEE
Published

As electronic systems are entrusted with increasing numbers of critical tasks, it becomes important that these systems exhibit high levels of reliability. The increasing complexity of modern systems, combined with reduced development times, makes the production of fault-free systems extremely difficult. Minimising the effects of such faults is a challenging task. Developing a self-repair capability for electronic systems would provide a means to alleviate the effects of a fault. This approach, inspired by healing in biological systems, offers the capability of repairing faults without user intervention. This paper describes a design methodology targeted at self-repairing systems based on modelling systems using the Unified Modelling Language. The approach increases the flexibility of systems by enabling the transfer of functionality between hardware and software. The system configuration is produced by an intelligent reasoning approach, capable of producing optimised configurations at the design stage, or to repair a fault. This design methodology is demonstrated on an example system and the challenges this presents are discussed.

Inspec keywords: circuit CAD; inference mechanisms; automatic testing; fault tolerance

Other keywords: self-repairing systems; UML; fault tolerance; circuit CAD; electronic systems; functionality transfer; intelligent reasoning; Unified Modelling Language; functional repair

Subjects: Reasoning and inference in AI (theory); Computer-aided circuit analysis and design; Knowledge engineering techniques; Digital circuit design, modelling and testing; Electronic engineering computing

References

    1. 1)
      • D.J. Musliner , R.P. Goldman , M.J. Pelican , K.D. Krebsbach . Self-adaptive software for hard real-time environments. IEEE Intell. Syst. , 4 , 23 - 29
    2. 2)
      • Y. Umeda , T. Tetsuo , Y. Hiroyuki . A design methodology for self-maintenance machines. J. Mech. Des. , 41 - 53
    3. 3)
      • Moreno, J.M., Madrenas, J., Faura, J., Canto, E., Cabestany, J., Insenser, J.M.: `Feasible evolutionary and self-repairing hardware by means of the dynamic reconfiguration capabilities of the FIPSOC devices', Proc. ICES 98, 1998, Berlin, Germany, p. 345–355.Evolvable systems: from biology to hardware, .
    4. 4)
      • Ebeling, C., Cronquist, D.C., Franklin, P.: `Configurable computing: the catalyst for high-performance architectures', IEEE Int. Conf. on Applications specific systems, architectures and processors, 1997, CA, USA, p. 364–372.
    5. 5)
      • Y. Shimomura , S. Tanigawa , Y. Umede , T. Tomiyama . (1995) Development of self-maintenance photocopiers, .
    6. 6)
      • Seltzer, M., Small, C.: `Self-monitoring and self-adapting operating systems', The Sixth Workshop on Hot topics in operating systems, 1997, CA, USA, p. 124–129.
    7. 7)
      • B. Fenton , T.M. Mc Ginnity , L.P. Maguire . Fault diagnosis of electronic circuit boards using intelligent techniques: a review. IEEE Trans. Syst. Man Cybern. , 3 , 269 - 281
    8. 8)
      • J. Turino . Test economics in the 21st century. IEEE Des. Test Comput. , 3 , 41 - 44
    9. 9)
      • Rincon, F., Teres, L.: `Reconfigurable hardware systems', Proc. Int. Semiconductor Conference, 1997, New York, NY, USA, 1, p. 45–54.
    10. 10)
      • Maguire, L.P., Fenton, B., Mc Ginnity, T.M., Mc Daid, L.J.: `Intelligent test and repair of microprocessor-based products', Proc. Joint Conference on Information sciences, Oct. 1998, Durham, N. Carolina, USA, p. 283–286.
    11. 11)
      • J. Villasenor , B. Hutchings . The flexibility of configurable computing. IEEE Signal Process. Mag. , 5 , 67 - 84
    12. 12)
      • Open SystemCTM Initiative http://www.systemc.org, accessed on 1st February 2002.
    13. 13)
      • J. Villasenor , W.H. Mangione-Smith . Configurable computing. Sci. Am. (Int. Ed.) , 6 , 54 - 59
    14. 14)
      • Mcumber, W.E., Cheng, B.: `UML-based analysis of embedded systems using a mapping to VHDL', 4th IEEE International Symposium on High-assurance systems engineering, 1999, CA, USA, p. 56–63.
    15. 15)
      • Bézivin, J., Muller, P.A.: `UML: The birth and rise of a standard modelling notation', UML'98: beyond the notation. 1st International Workshop Selected Papers., Berlin, Germany, p. 1–8.
    16. 16)
      • Edwards, C.: ‘UML moves towards hardware-software codesign’. http://www.electronicstimes.com/story/OEG20010330S0004 accessed on 3rd September 2002.
    17. 17)
      • J.G. Harkin , T.M. Mc Ginnity , L.P. Maguire . A partitioning methodology for dynamically reconfigurable embedded systems. IEE Proc. Comput. Digit. Tech. , 6 , 391 - 397
http://iet.metastore.ingenta.com/content/journals/10.1049/ip-sen_20020793
Loading

Related content

content/journals/10.1049/ip-sen_20020793
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address