CMOS Level Converter with Balanced Rise and Fall Delays

Min-su KIM
Young-Hyun JUN
Sung-Bae PARK
Bai-Sun KONG

Publication
IEICE TRANSACTIONS on Electronics   Vol.E90-C    No.1    pp.192-195
Publication Date: 2007/01/01
Online ISSN: 1745-1353
DOI: 10.1093/ietele/e90-c.1.192
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Electronic Circuits
Keyword: 
level converter,  voltage scaling,  clock,  low power,  

Full Text: PDF(1.4MB)>>
Buy this Article


Summary: 
A novel CMOS level converter with balanced rise and fall delays for arbitrary voltage conversion is presented. The proposed level converter was designed using a 90 nm CMOS process technology. The comparison result indicates that the maximum difference between the rise and fall delays of the proposed level converter was reduced by up to 92% compared to the conventional CMOS level converters.