

Study on Test Data Reduction Combining Illinois Scan and Bit Flipping

Masayuki ARAI^{†a)}, Satoshi FUKUMOTO[†], and Kazuhiko IWASAKI[†], *Members*

SUMMARY In this paper, we propose a scheme for test data reduction which uses broadcaster along with bit-flipping circuit. The proposed scheme can reduce test data without degrading the fault coverage of ATPG, and without requiring or modifying the arrangement of CUT. We theoretically analyze the test data size by the proposed scheme. The numerical examples obtained by the analysis and experimental results show that our scheme can effectively reduce test data if the care-bit rate is not so much low according to the number of scan chains. We also discuss the hybrid scheme of random-pattern-based flipping and single-input-based flipping.

key words: test data reduction, Illinois scan, bit flipping, BIST-aided scan test

1. Introduction

With the rapid advances in semiconductor technology, scales of VLSI chips are increasing dramatically. This makes test design more difficult, leading to requirements of larger test data and testing time [1]. Various designs for testability (DFT) techniques have been proposed and evaluated to overcome this problem. Among them, scan-based test has been proposed, which applies automatic test pattern generator (ATPG) test patterns. ATPG test patterns are derived algorithmically, and they can detect faults effectively. One of the drawbacks is the requirement of enormous test data for large circuits, resulting in increase of test cost.

As traditional built-in self-test (BIST) techniques [2] have difficulty achieving a high fault coverage of ATPG, many hybrid BIST schemes have been proposed [3]–[6]. Circuits with hybrid BIST architectures use broadcasters or bit flipping circuits to compress ATPG vectors by taking advantage of their characteristics of having much less care-bits.

The Illinois Scan Architecture proposed by Hamzaoglu et. al. [7] is simple but effective approach to reduce test data by using broadcasters. The Illinois scan operates in two modes: *serial scan mode* where the scan chain is arranged as long single one, and *broadcast mode* which broadcasts data input from single scan-in into divided shorter scan chains in parallel. As the scan cells on the same depth receive the same data in the broadcast mode, the Illinois Scan has the constraints on the fault coverage. Thus, many schemes have been studied, including rearrangement of scan cells [7], suitable test generation algorithm [8], and use of multiple scan inputs [9].

On the other hand, from the bit flipping circuits point of view, early techniques which appeared as deterministic BIST implanted the information of flipping in CUT in the form of combinational logic so-called Bit Flipping Function [5], [6]. As the number of ATPG vectors applied increased, bit-flipping circuits have become to be used under the control of ATE. In BIST-Aided Scan Test (BAST) proposed by Hiraide et. al. [10], pseudo-random pattern is generated by the additional built-in circuit, and the appropriate bits of the pattern are flipped not to conflict to the care bits of an assigned ATPG vector. The BAST architecture can compress test data 100 times of ATPG when the care-bit rate is very low. The care-bit rate, however, varies depending on the position of ATPG because of compaction during ATPG generation, and a fraction of ATPGs sometimes much higher care-bit rates than the others. Also, even under low care-bit rate, increasing the number of scan chains would gain the probability that at least one care bit exists on a given clock cycle, reducing the effectiveness of random-pattern-based flipping.

In this paper, we propose a scheme for test data reduction which uses Illinois-scan-like broadcaster along with bit-flipping circuit. Because the bit-flipping circuit is controlled by ATE to flip the broadcasted data on the appropriate scan chain, the proposed scheme can reduce test data without degrading the fault coverage of ATPG. Also, the proposed scheme does not modify the arrangement of CUT or scan chains. We theoretically analyze the test data size for the proposed scheme. The numerical examples obtained by the analysis and experimental results show that our scheme can effectively reduce test data if the care-bit rate is not so much low according to the number of scan chains. We also discuss that the hybrid scheme of random-pattern-based flipping and single-input-based flipping.

2. Combination of Illinois Scan and Bit Flipping

Figure 1 illustrates the basic architecture of the proposed scheme. Let F denote the number of flip-flops (FFs) in the CUT, N denote the number of scan chains, and L denote the maximum length of scan chains. In the proposed scheme, data input from single scan-in bit is propagated in parallel to all scan chains via the inverter block. Controlled by B -bit width of instructions input to the decoder block, the inverter block flips the bit for the given scan chain. Thus, in the proposed scheme, we can input arbitrary ATPG vector to CUT.

Manuscript received April 13, 2007.



[†]The authors are with the Faculty of System Design, Tokyo Metropolitan University, Hino-shi, 191-0065 Japan.

a) E-mail: arai@eei.metro-u.ac.jp

DOI: 10.1093/ietisy/e91-d.3.720

Table 1 Information about CUT and ATPGs used for evaluation.

CUT	#FF	#ATPG	avg. care-bit rate
b17	1414	722	13.20%
b19	6543	924	9.04%
pat1	21281	2755	0.35%
pat2	52274	6811	0.23%



**Fig. 2** Test data size for each ATPG vector by the proposed scheme for b17. ($N = 32, 64, 128$)**Fig. 3** Test data size for each ATPG vector by the proposed scheme for b19. ($N = 32, 64, 128$)

only the instructions for flipping and scan-shift, and thus the data size for one ATPG by BAST can be estimated as

$$D_{BAST} = BL + \frac{Lr}{2}. \quad (5)$$

As shown in Fig. 6(a), for 32 scan chains, the test data size of the proposed scheme is always larger than those of BAST if the care-bit rate is less than 0.01.

As the number of the scan chains increased, test data sizes for both the proposed scheme and BAST are improved,

**Fig. 4** Test data size for each ATPG vector by the proposed scheme for pat1. ($N = 32, 64, 128$)**Fig. 5** Test data size for each ATPG vector by the proposed scheme for pat2. ($N = 32, 64, 128$)

but the difference between them in the low care-bit rate becomes smaller. While the proposed scheme always requires L -bit of scan-in data, scan length L becomes large when the number of the scan chains is small. Furthermore, larger number of the scan chains increases the chances of flips on BAST, even under low care-bit rate. For 1024 scan chains, as shown in Fig. 6(a), the test data for the proposed scheme is about 5% larger than those of BAST when the care-bit rate is 0.0001, and becomes smaller than BAST when the care-bit rate is larger than 0.0003.

Table 2 summarizes the test data size of the proposed scheme for total set of ATPG vectors. The compression rate is calculated as the relative value to BAST. For b17 and b19, the proposed scheme shows improved test data size for all settings on the numbers of the scan chains. The relative compression rate was 49.31% at the best case for b17. For pat1 and pat2, when the number of scan chains is small,





Fig. 6 Calculation results of test data size for one ATPG by the proposed scheme and BAST.

the proposed scheme needs larger amount of test data. It, however, shows more improved test data size as the number of the scan chains become larger. For pat2 with 1024 scan chains, test data size is compressed to 82.48% of BAST.

As shown in Fig. 6, there are the threshold on the care-bit rate of ATPG vectors. For higher range of the care-bit rate than the threshold, the proposed scheme that is single-scan-in-based flipping shows superior test data compression, and contrary, lower range of the care-bit rate presents the superiority of random-pattern-based flipping. Let us then finally discuss the effectiveness of the hybrid scheme of these two concepts. Figure 7 shows an example of the arrangement of the hybrid scheme. In addition to single scan-in shown in Fig. 1, the hybrid scheme supplies pseudo-random pattern generator (PRPG), as well as the switch choosing the input, which is controlled by the decoder block. Here we simply assume that the hybrid scheme has two modes: single scan-in mode and random-pattern mode. The ATPG vectors with more care bits are first ap-

Table 2 Test data size for total ATPG of the proposed scheme. Compression rate is calculated by the relative one to BAST.

CUT	#SC	data size[bit]		compression rate
		BAST	proposal(1)	
b17	32	695850	506845	72.84[%]
	64	751842	467587	62.19[%]
	128	986152	486264	49.31[%]
b19	32	3204110	2685500	83.81[%]
	64	2847220	2228150	78.26[%]
	128	3223710	2348320	72.85[%]
pat1	32	13541100	14792200	109.2[%]
	64	8146940	8437770	103.6[%]
	128	5042940	4906540	97.30[%]
	256	3313070	2957780	89.28[%]
	512	2384760	1944260	81.53[%]
	1024	1914500	1468840	76.72[%]
pat2	32	80756100	89449700	110.8[%]
	64	47787900	50752300	106.2[%]
	128	28727500	28904000	100.6[%]
	256	18011700	16903500	93.85[%]
	512	12163600	10578800	86.97[%]
	1024	9097080	7503030	82.48[%]




Fig. 7 The hybrid scheme which can flip data from single scan-in or random pattern.

plied by single scan-in mode. After that, a special instruction code is input to the decoder block and the circuit starts to operate in random-pattern mode. In this case, we can implement the instruction for mode transmittion without increasing the bit width of the instruction codes.

Figure 8 shows the total test data size by the hybrid scheme for pat1. The X-axis is the change point of the care-bit rate to determine the operation mode. That is, ATPG vectors which have higher care-bit rates than change point are applied by single-scan-in mode, and the others are applied by random-pattern mode. If the change point is higher than the maximum care-bit rate of the ATPG vectors, all of the vectors are applied by random-pattern mode, as indicated as the flat lines on the right side of the figures. Contrary, too low change point forces all ATPG vectors to be applied by single-scan-in mode, shown as the flat lines on the left side of the figures.

When the number of the scan chains is 32, 64, and 128, the optimal change point that minimizes the test data size exists in the range of 0.001 to 0.1. When the number of the




Fig. 8 Total test data size by the hybrid scheme for pat1. In the hybrid scheme, ATPG vectors which have higher care-bit rates than change point (X-axis) are applied by single-scan-in mode, and the others are applied by random-pattern mode.

scan chains is larger than 256, the minimum test data size is observed on the left sides of the figure, that is, obtained by the use of single-scan-in mode, because of the high probability that at least one care-bit exists on each clock cycle.

While we have investigated on the single-scan-in arrangement, our scheme can easily be extended to multiple-scan-in. The effectiveness would depend on care-bit rate.

5. Conclusions

In this paper, we proposed a scheme for test data reduction which uses broadcaster along with bit-flipping circuit. We theoretically analyzed the test data by the proposed scheme. The numerical examples obtained by the analysis and experimental results showed that our scheme can effectively reduce test data if the care-bit rate is not so much low according to the number of scan chains. We also discussed the hybrid scheme of random-pattern-based flipping and single-input-based flipping.

Acknowledgements

Authors would like to thank Ms. Mahiro Yajima for her contribution to this work.

References

- [1] Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2005 Edition, 2005.
- [2] B.N. Destie, D. Burek, and A. Hassan, "Scan BIST: A multifrequency scan-based BIST method," *IEEE Des. Test of Comput.*, vol.11, no.1, pp.7-17, 1994.
- [3] K.H. Tsai, S. Hellebrand, J. Rajski, and M. Marek-Sadowska, "A STARBIST: Scan autocorrelated random pattern generation," *DA Conf.*, pp.472-477, 1997.
- [4] D. Das and N.A. Touba, "Reducing test data volume using external/LBIST hybrid test patterns," *Proc. ITC*, pp.115-122, 2000.
- [5] H.-J. Wunderlich and G. Kiefer, "Bit-flipping BIST," *Proc. ICCAD*, pp.337-343, 1996.
- [6] N.A. Touba and E.J. McCluskey, "Altering a pseudo-random BIT sequence for scan-based BIST," *Proc. ITC*, pp.167-175, 1996.

- [7] I. Hamzaoglu and J. Patel, "Reducing test application time for built-in self-test pattern generators," Proc. VTS, pp.369–376, 2000.
- [8] A.R. Pandey and J.H. Patel, "An incremental algorithm for test generation in Illinois scan architecture based designs," Proc. DATE, pp.368–375, 2002.
- [9] M.A. Shah and J.H. Patel, "Enhancement of the illinois scan architecture for use With multiple scan inputs," Proc. ISVLSI, pp.167–172, 2004.
- [10] T. Hiraide, K.O. Boateng, H. Konishi, K. Itaya, M. Emori, H. Yamanaka, and T. Mochiyama, "BIST-aided scan test: A new method for test cost reduction," Proc. VTS, pp.359–364, 2003.



Masayuki Arai received B. E., M. E. and Ph.D. degrees from Tokyo Metropolitan University in 1999, 2001, and 2005, respectively. He is currently an assistant professor in Faculty of System Design, Tokyo Metropolitan University. His research interests include dependable networks and VLSI testing. He is a member of IEEE.



Satoshi Fukumoto received the B. S. E., M. S. and Ph.D. degrees from Hiroshima University, Japan, in 1987, 1989 and 1992, respectively. From 1992 to 2000 he worked at the Department of Information Network Engineering, Aichi Institute of Technology, Japan. Since 2000 he has been working at Tokyo Metropolitan University, where he is now an associate professor of Faculty of System Design. His research areas include fault-tolerant computing, dependable networks, distributed systems and VLSI testing. He is a member of the Information Processing Society of Japan, IEEE, and ACM.



Kazuhiko Iwasaki received B. E. degree in 1977, M. E. degree in 1979, and Ph. D. degree in 1988, all in information and computer sciences from Osaka University. He joined Hitachi's Central Research Laboratory in 1979, where he was engaged in the research and development of VLSI processors. From 1990 to 1995 he was an associate professor at Chiba University. Presently, he is a professor of Tokyo Metropolitan University. His research interests include dependable networking and VLSI testing. He is a senior member of the IEEE, and a member of the ACM and the IPSJ.