IEICE Trans - An Adaptive Reed-Solomon Decoder Using Separate Clocks in the Pipelined Steps

An Adaptive Reed-Solomon Decoder Using Separate Clocks in the Pipelined Steps

Moon-Kyou SONG
Min-Han KONG

Publication
IEICE TRANSACTIONS on Communications Vol.E88-B No.2 pp.615-622
Publication Date: 2005/02/01
Online ISSN:
DOI: 10.1093/ietcom/e88-b.2.615
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Devices/Circuits for Communications
Keyword:
adaptive forward error correction, error-correcting codes, modified Euclid's algorithm, Reed-Solomon codes,

Full Text: PDF(1012.3KB)>>

Summary:
In this paper, an efficient architecture for an adaptive Reed-Solomon decoder is presented, where the block length n and the message length k can be varied from their minimum allowable values up to their selected values. This eliminates the need of inserting zeros before decoding shortened RS codes. And the error-correcting capability t can be changed adaptively to channel state at every codeword block. The decoder allows efficient decoding in both burst mode and continuous mode, and it permits 3-step pipelined processing based on the modified Euclid's algorithm. Each step in decoding is designed to be clocked by a separate clock. Thus, each step can be efficiently pipelined with no help of multiplexing. Also, it makes it possible to employ no additional buffer even when the decoder input and output clocks are different. The adaptive RS decoder over GF(2⁸) having the error-correcting capability of upto 10 has been designed in VHDL, and successfully synthesized in an FPGA chip. It can be used in a wide range of applications because of its versatility.